Verilog Digital System Design: RT Level Synthesis, Testbench and Verification - Hardcover

Navabi, Zainalabedin

Hardcover

ISBN 10: 0071445641 ISBN 13: 9780071445641

Verlag: McGraw-Hill Professional, 2005

Inhaltsangabe

This rigorous text shows electronics designers and students how to deploy Verilog in sophisticated digital systems design.The Second Edition is completely updated -- along with the many worked examples -- for Verilog 2001, new synthesis standards and coverage of the new OVI verification library.

Über diesen Titel

Über die Autorin bzw. den Autor

Zainalabedin Navabi (Boston, MA) is Professor of Electrical and Computer Engineering at Northeastern University. He is the author of Verilog Digital System Design.

Von der hinteren Coverseite

LEARN VERILOG DESIGN WITH A MASTER

This rigorous tutorial shows electronics designers and students how to apply Verilog in sophisticated digital systems design, using over a hundred skill-building, fully worked-out, and simulated examples. Completely updated, the second edition covers Verilog 2001, new synthesis standards, testing and testbench developments, and the new OVL verification library. You'll find out just what's involved in using Verilog hardware description language (HDL) in digital system design. HDL expert Zain Navabi explains the design process in logical sequence -- the way it's done in the real world.

Moving from simple concepts to the more complex, Navabi interprets Verilog constructs related to design stages and design abstractions, including behavioral description, dataflow description, and structure description. With emphasis on the concepts of concurrency and delay in hardware, the text helps you grasp the essence of HDLs. Clear specification of learning objectives at the beginning of each chapter and end-of-chapter problems focus attention on key concepts.

If mastery of design with Verilog is the goal, Zain Navabi's Verilog Digital System Design is the tool.

MUST-HAVE CD INCLUDED:

• Verilog and VHDL simulators
• Synthesis tools
• Mixed-level logic and Verilog design environment
• FPGA design tools and environments from Altera
• Related tutorials and standards
• All worked examples from the book, including testbench and simulation-run reports for every example
• Complete CPU examples with Verilog code and software tools
• OVL verification libraries and tutorials

THE BEST VERILOG TUTORIAL -- UPDATED:

• Verilog 2001, step by step in examples and text
• OVL verification library
• New synthesis standards
• New chapter on testbench development and verification
• Problem set in each chapter encourages review and test of key concepts
• Instructor's manual and lecture slides available for class use

Details zur Ausgabe

• Verlag: McGraw-Hill Professional
• Erscheinungsdatum: 2005
• Sprache: Englisch
• ISBN 10: 0071445641
• ISBN 13: 9780071445641
• Einband: Gebundene Ausgabe
• Auflage: 2
• Anzahl der Seiten: 384
• Kontakt zum Hersteller: Nicht verfügbar
• Verantwortliche Person: Nicht verfügbar