Silicon technology now allows us to build chips consisting of many millions of transistors. This technology promises new levels of system integration onto a single chip, but also presents significant challenges to the chip designer. As a result, many ASIC developers and silicon vendors are re-examining their design methodologies, searching for ways to make effective use of the huge numbers of gates now available. These designers see modern design tools and methodologies as inadequate for developing million-gate ASICs from scratch. There is considerable pressure to keep design team size and design schedules constant while design complexities grow. Tools are not providing the productivity gains required to keep pace with the increasing gate counts available from deep submicron technology. Design reuse - the use of pre-designed and pre-verified cores - is the most promising opportunity to bridge the gap between available gate-count and designer productivity. This text outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology. Silicon and tool technologies move so quickly that no single methodology can provide a permanent solution to this highly dynamic problem. Instead, this manual is an attempt to capture and incrementally improve on current best practices in the industry, and to give a coherent, integrated view of the design process.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Silicon technology now allows us to build chips consisting of many millions of transistors. This technology promises new levels of system integration onto a single chip, but also presents significant challenges to the chip designer. As a result, many ASIC developers and silicon vendors are re-examining their design methodologies, searching for ways to make effective use of the huge numbers of gates now available. These designers see modern design tools and methodologies as inadequate for developing million-gate ASICs from scratch. There is considerable pressure to keep design team size and design schedules constant while design complexities grow. Tools are not providing the productivity gains required to keep pace with the increasing gate counts available from deep submicron technology. Design reuse - the use of pre-designed and pre-verified cores - is the most promising opportunity to bridge the gap between available gate-count and designer productivity. This text outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology. Silicon and tool technologies move so quickly that no single methodology can provide a permanent solution to this highly dynamic problem. Instead, this manual is an attempt to capture and incrementally improve on current best practices in the industry, and to give a coherent, integrated view of the design process.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
EUR 7,65 für den Versand von USA nach Deutschland
Versandziele, Kosten & DauerAnbieter: ThriftBooks-Atlanta, AUSTELL, GA, USA
Hardcover. Zustand: Good. No Jacket. Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less 1.2. Bestandsnummer des Verkäufers G0792381750I3N00
Anzahl: 1 verfügbar
Anbieter: Buchpark, Trebbin, Deutschland
Zustand: Sehr gut. Zustand: Sehr gut | Seiten: 240 | Sprache: Englisch | Produktart: Bücher. Bestandsnummer des Verkäufers 42647810/202
Anzahl: 2 verfügbar
Anbieter: NEPO UG, Rüsselsheim am Main, Deutschland
Zustand: Sehr gut. 224 Seiten ex Library Book / aus einer wissenschafltichen Bibliothek / Sprache: Englisch Gewicht in Gramm: 540 24,1 x 15,7 x 2,0 cm, Gebundene Ausgabe. Bestandsnummer des Verkäufers 372213
Anzahl: 2 verfügbar
Anbieter: SecondSale, Montgomery, IL, USA
Zustand: Good. Item in good condition. Textbooks may not include supplemental items i.e. CDs, access codes etc. Bestandsnummer des Verkäufers 00069085230
Anzahl: 1 verfügbar
Anbieter: Alien Bindings, BALTIMORE, MD, USA
Hardcover. Zustand: As New. No Jacket. First Edition. The covers look great with only a hint of shelf wear. The binding is tight. The interior pages are clean and unmarked. Small scuff on the front flyleaf. Electronic delivery tracking will be issued free of charge. Bestandsnummer des Verkäufers 10662
Anzahl: 1 verfügbar
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
Hardcover. Zustand: Like New. Like New. book. Bestandsnummer des Verkäufers ERICA80007923817506
Anzahl: 1 verfügbar
Anbieter: HPB-Diamond, Dallas, TX, USA
hardcover. Zustand: Very Good. Connecting readers with great books since 1972! Used books may not include companion materials, and may have some shelf wear or limited writing. We ship orders daily and Customer Service is our top priority! Bestandsnummer des Verkäufers S_365843407
Anzahl: 1 verfügbar