Excerpt from Simulation and Analysis of Different Switch Architectures for Interconnection Networks in MIMD Shared Memory Machines
Switches can be classified according to the presence or absence of buffers, and accord ing to the location of the buffers. These variations cause differences in performance, for the same cycle time and data path width. The illustrations below show switches, for simplicity.
About the Publisher
Forgotten Books publishes hundreds of thousands of rare and classic books. Find more at www.forgottenbooks.com
This book is a reproduction of an important historical work. Forgotten Books uses state-of-the-art technology to digitally reconstruct the work, preserving the original format whilst repairing imperfections present in the aged copy. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in our edition. We do, however, repair the vast majority of imperfections successfully; any imperfections that remain are intentionally left to preserve the state of such historical works.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: Forgotten Books, London, Vereinigtes Königreich
Paperback. Zustand: New. Print on Demand. This book explores the design, performance analysis, and simulation of different types of switches used in interconnection networks. These networks are critical components in high-performance computing systems, connecting multiple processors to memory modules. The book investigates the impact of architectural features on latency and throughput, providing valuable insights for system designers. The author presents various switch architectures, analyzing their strengths and limitations. Different buffering schemes and data path widths are examined, considering factors such as cost, complexity, and performance trade-offs. The book also introduces the concept of "hot spot traffic," where certain memory locations experience high demand, and investigates its impact on network performance. Through a combination of theoretical analysis and simulation results, the author provides a comprehensive understanding of switch design and its implications for network efficiency. Overall, this book is a valuable resource for computer scientists, engineers, and researchers working in the field of parallel and distributed computing. It offers a detailed exploration of switch architectures and their impact on network performance, providing insights that can guide the design of efficient and scalable computing systems. This book is a reproduction of an important historical work, digitally reconstructed using state-of-the-art technology to preserve the original format. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in the book. print-on-demand item. Bestandsnummer des Verkäufers 9781333237998_0
Anzahl: Mehr als 20 verfügbar
Anbieter: PBShop.store US, Wood Dale, IL, USA
PAP. Zustand: New. New Book. Shipped from UK. Established seller since 2000. Bestandsnummer des Verkäufers LW-9781333237998
Anbieter: PBShop.store UK, Fairford, GLOS, Vereinigtes Königreich
PAP. Zustand: New. New Book. Shipped from UK. Established seller since 2000. Bestandsnummer des Verkäufers LW-9781333237998
Anzahl: 15 verfügbar