Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer (Classic Reprint) - Softcover
Inhaltsangabe
Excerpt from Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer
We believe that the increased flexibility and generality of shared memory designs adequately compensates for their lower peak performance, but this issue has not been settled. Most likely the answer will prove to be so application dependent that both shared and private memory designs will prove successful.
About the Publisher
Forgotten Books publishes hundreds of thousands of rare and classic books. Find more at www.forgottenbooks.com
This book is a reproduction of an important historical work. Forgotten Books uses state-of-the-art technology to digitally reconstruct the work, preserving the original format whilst repairing imperfections present in the aged copy. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in our edition. We do, however, repair the vast majority of imperfections successfully; any imperfections that remain are intentionally left to preserve the state of such historical works.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Weitere beliebte Ausgaben desselben Titels
Suchergebnisse für Designing Vlsi Network Nodes to Reduce Memory Traffic...
Foto des Verkäufers
Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory
Print-on-DemandAnbieter: Forgotten Books, London, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Paperback. Zustand: New. Print on Demand. This book delves into the challenges of designing a parallel computer's network nodes. The text positions the detailed study of designing shared memory parallel computers within the broader context of computer engineering and the need to enhance computation speed. The author explores the design of enhanced buffered crossbars and the concept of 'fetch-and-add,' an operation for coordinating tasks in parallel systems. Thematic depth emerges from the insights gained on node design to reduce memory traffic, efficiently manage multiple requests, and prevent serialization. The author also examines architectural features, performance requirements, packaging limitations, and their interplay. The book concludes with a discussion on the significance of combining messages in network nodes, a key technique for improving the overall performance of shared memory parallel computers. This book is a reproduction of an important historical work, digitally reconstructed using state-of-the-art technology to preserve the original format. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in the book. print-on-demand item. Bestandsnummer des Verkäufers 9781333937294_0
Neu kaufen
EUR 14,89
Versand gratis
Versand von Vereinigtes Königreich nach USA
Versand von Vereinigtes Königreich nach USA
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer Classic Reprint
Anbieter: PBShop.store US, Wood Dale, IL, USA
Verkäuferbewertung 5 von 5 Sternen
PAP. Zustand: New. New Book. Shipped from UK. Established seller since 2000. Bestandsnummer des Verkäufers LW-9781333937294
Beispielbild für diese ISBN
Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer Classic Reprint
Anbieter: PBShop.store UK, Fairford, GLOS, Vereinigtes Königreich
Verkäuferbewertung 4 von 5 Sternen
PAP. Zustand: New. New Book. Shipped from UK. Established seller since 2000. Bestandsnummer des Verkäufers LW-9781333937294
Neu kaufen
EUR 20,26
EUR 3,78 Versand
Versand von Vereinigtes Königreich nach USA
Versand von Vereinigtes Königreich nach USA
Anzahl: 15 verfügbar