SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs. This book, "SystemVerilog for Design", addresses the first aspect of the SystemVerilog extensions to Verilog. Important modeling features are presented, such as two-state data types, enumerated types, user-defined types, structures, unions, and interfaces. Emphasis is placed on the proper usage of these enhancements for simulation and synthesis. A companion to this book, "SystemVerilog for Verification", covers the second aspect of SystemVerilog.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: Bay State Book Company, North Smithfield, RI, USA
Zustand: very_good. Bestandsnummer des Verkäufers BSM.17LKK
Anzahl: 1 verfügbar
Anbieter: The Book Bin, Salem, OR, USA
Hardcover. Zustand: Very Good. Boards very good with light shelf-wear, rubbing to corners. Spine square. Binding sound. No jacket, as issued. Signed by author Stuart Sutherland at the first page. Interior else clean, pages bright, text unmarked. Signed. Bestandsnummer des Verkäufers BBS-2022821
Anzahl: 1 verfügbar
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
Hardcover. Zustand: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Bestandsnummer des Verkäufers ERICA75814020753085
Anzahl: 1 verfügbar