Verwandte Artikel zu Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Reseña del editor
This self-contained book addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation.
Contraportada
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation because the behavioral level is not as highly abstracted as the system level nor is it as complex as the gate/transistor level. At the behavioral level there is a balanced degree of freedom to explore power reduction mechanisms, the power reduction opportunities are greater, and it can cost-effectively help in investigating lower power design alternatives prior to actual circuit layout or silicon implementation.
The book is a self-contained low-power, high-level synthesis text for Nanoscale VLSI design engineers and researchers. Each chapter has simple relevant examples for a better grasp of the principles presented. Several algorithms are given to provide a better understanding of the underlying concepts. The initial chapters deal with the basics of high-level synthesis, power dissipation mechanisms, and power estimation. In subsequent parts of the text, a detailed discussion of methodologies for the reduction of different types of power is presented including:
· Power Reduction Fundamentals
· Energy or Average Power Reduction
· Peak Power Reduction
· Transient Power Reduction
· Leakage Power Reduction
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits provides a valuable resource for the design of low-power CMOS circuits.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
- VerlagSpringer
- Erscheinungsdatum2010
- ISBN 10 1441945547
- ISBN 13 9781441945549
- EinbandTapa blanda
- SpracheEnglisch
- Anzahl der Seiten336
EUR 250,76
EUR 29,40 für den Versand von Vereinigtes Königreich nach USA
Versandziele, Kosten & DauerNeu kaufen
Diesen Artikel anzeigen
EUR 143,45
EUR 14,09 für den Versand von Vereinigtes Königreich nach USA
Versandziele, Kosten & DauerWeitere beliebte Ausgaben desselben Titels
Suchergebnisse für Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Beispielbild für diese ISBN
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. In. Bestandsnummer des Verkäufers ria9781441945549_new
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Anbieter: Lucky's Textbooks, Dallas, TX, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Bestandsnummer des Verkäufers ABLIING23Mar2411530296006
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Verlag:
Springer-Verlag New York Inc., 2010
ISBN 10: 1441945547
ISBN 13: 9781441945549
Neu
Paperback / softback
Anbieter: THE SAINT BOOKSTORE, Southport, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Paperback / softback. Zustand: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 534. Bestandsnummer des Verkäufers C9781441945549
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Print-on-DemandAnbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This self-contained book addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation. 336 pp. Englisch. Bestandsnummer des Verkäufers 9781441945549
Anzahl: 2 verfügbar
Foto des Verkäufers
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Print-on-DemandAnbieter: moluna, Greven, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Discusses high-level synthesis fundamentals.Presents a very comprehensive treatment on all aspects of power dissipation.Includes information on power reduction fundamentals, specifically peak power reduction, transient power reduction and l. Bestandsnummer des Verkäufers 4174900
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation because the behavioral level is not as highly abstracted as the system level nor is it as complex as the gate/transistor level. At the behavioral level there is a balanced degree of freedom to explore power reduction mechanisms, the power reduction opportunities are greater, and it can cost-effectively help in investigating lower power design alternatives prior to actual circuit layout or silicon implementation.The book is a self-contained low-power, high-level synthesis text for Nanoscale VLSI design engineers and researchers. Each chapter has simple relevant examples for a better grasp of the principles presented. Several algorithms are given to provide a better understanding of the underlying concepts. The initial chapters deal with the basics of high-level synthesis, power dissipation mechanisms, and power estimation. In subsequent parts of the text, a detailed discussion of methodologies for the reduction of different types of power is presented including: - Power Reduction Fundamentals- Energy or Average Power Reduction- Peak Power Reduction- Transient Power Reduction- Leakage Power ReductionLow-Power High-Level Synthesis for Nanoscale CMOS Circuits provides a valuable resource for the design of low-power CMOS circuits. Bestandsnummer des Verkäufers 9781441945549
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
Verkäuferbewertung 4 von 5 Sternen
Paperback. Zustand: Like New. Like New. book. Bestandsnummer des Verkäufers ERICA77314419455476
Anzahl: 1 verfügbar