Verwandte Artikel zu Computer-Aided Design Techniques for Low Power Sequential...
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science) - Softcover
Reseña del editor
Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
- VerlagSpringer
- Erscheinungsdatum1996
- ISBN 10 1461379016
- ISBN 13 9781461379010
- EinbandTapa blanda
- Anzahl der Seiten204
Gebraucht kaufen
Zustand: Wie neuUnread book in perfect condition... Mehr zu diesem Angebot erfahren
EUR 237,36
Versand:
EUR 17,82
Von Vereinigtes Königreich nach USA
Neu kaufen
Mehr zu diesem Angebot erfahren
EUR 133,99
Versand:
EUR 32,99
Von Deutschland nach USA
Weitere beliebte Ausgaben desselben Titels
Beste Suchergebnisse bei AbeBooks
Foto des Verkäufers
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research. Bestandsnummer des Verkäufers 9781461379010
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)
Anbieter: Lucky's Textbooks, Dallas, TX, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Bestandsnummer des Verkäufers ABLIING23Mar2716030034325
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Anbieter: GreatBookPrices, Columbia, MD, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Bestandsnummer des Verkäufers 19848978-n
Anzahl: 5 verfügbar
Beispielbild für diese ISBN
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Print-on-DemandAnbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Bestandsnummer des Verkäufers ria9781461379010_lsuk
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Anbieter: GreatBookPricesUK, Castle Donington, DERBY, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Bestandsnummer des Verkäufers 19848978-n
Anzahl: 5 verfügbar
Foto des Verkäufers
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Print-on-DemandAnbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research. 204 pp. Englisch. Bestandsnummer des Verkäufers 9781461379010
Anzahl: 2 verfügbar
Foto des Verkäufers
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Print-on-DemandAnbieter: moluna, Greven, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as . Bestandsnummer des Verkäufers 4196020
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science) by Monteiro, Jose [Paperback ]
Anbieter: booksXpress, Bayonne, NJ, USA
Verkäuferbewertung 4 von 5 Sternen
Soft Cover. Zustand: new. Bestandsnummer des Verkäufers 9781461379010
Anzahl: 3 verfügbar
Beispielbild für diese ISBN
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)
Anbieter: California Books, Miami, FL, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Bestandsnummer des Verkäufers I-9781461379010
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Anbieter: GreatBookPricesUK, Castle Donington, DERBY, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: As New. Unread book in perfect condition. Bestandsnummer des Verkäufers 19848978
Anzahl: 5 verfügbar