Verwandte Artikel zu Languages and Compilers for Parallel Computing: Fourth...

Languages and Compilers for Parallel Computing: Fourth International Workshop, Santa Clara, California, USA, August 7-9, 1991. Proceedings (Lecture Notes in Computer Science, 589, Band 589) - Softcover

 
9783540554226: Languages and Compilers for Parallel Computing: Fourth International Workshop, Santa Clara, California, USA, August 7-9, 1991. Proceedings (Lecture Notes in Computer Science, 589, Band 589)

Inhaltsangabe

This volume contains the proceedings of the Fourth Workshop on Languages andCompilers for Parallel Computing, held in Santa Clara, California, in August1991. The purpose of the workshop, held every year since 1988, is to bring together the leading researchers on parallel programming language designand compilation techniques for parallel computers. The papers in this book cover several important topics including: (1) languages and structures to represent programs internally in the compiler, (2) techniques to analyzeand manipulate sequential loops in order to generate a parallel version, (3)techniques to detect and extract fine-grain parallelism, (4) scheduling and memory-management issues in automatically generated parallel programs, (5) parallel programming language designs, and (6) compilation of explicitly parallel programs. Together, the papers give a good overview of the research projects underway in 1991 in this field.

Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.

Über die Autorin bzw. den Autor

Alex Aiken is the Alcatel-Lucent Professor and the current chair of the Computer Science Department at Stanford. His research interests include most areas of programming languages and compilers and particularly automated methods of analysis for both high performance and high reliability.Utpal Banerjee has a PhD in mathematics from Carnegie-Mellon University and a PhD in computer science from the University of Illinois at Urbana-Champaign. He has taught at the University of Cincinnati, Arizona State University and the University of Illinois. Dr. Banerjee has served as a research staff member at Honeywell, Fairchild, Control Data and Intel corporations. His current affiliation is with the Department of Computer Science, University of California at Irvine. He has published a number of papers and books on restructuring compilers, including encyclopedia articles and a series of books on loop transformations. He is a fellow of the IEEE and a fellow of the ACM. Arun Kejariwal is a Statistical Learning Principal at Machine Zone. He co-founded MZ Research and currently manages a team of research scientists. He is leading the research and development of novel algorithms for fraud detection, anomaly detection in security and operational data. Prior to joining Machine Zone, he was a lead in the Data Fidelity Team at Twitter and open sourced standalone R packages for anomaly detection and breakout detection. He received Ph.D. in Computer Science from UC Irvine and is a Senior Member of IEEE and ACM.Alexandru Nicolau's research is in the areas of Parallel Processing/ILP, and Embedded Systems/Design Automation. His interests focus on Computer Performance/power tradeoffs, parallelizing compilers, GPUs. His current work involves collaborations both within and outside UCI, most recently with researchers at Stanford, University of Michigan, UCLA, UCSD as part of a flagship NSF Expedition project, and a separate grant with UIUC. He authored over 300 peer-reviewed papers and several books. He is the Editor-in-Chief of the International Journal of Parallel Processing, and an IEEE Fellow. Robert Kuhn received his Ph.D. from the University of Illinois at Urbana-Champaign in 1981. In 1983, as assistant professor at Northwestern University, he consulted on the vector register architecture for the Gould SEL real-time minicomputers. In 1987, he led Alliant Computer System's vectorizing-parallelizing compiler team. In 1990, he led the team of application experts at Alliant. In 1992 when Alliant closed, he worked for Kuck and Associates, Inc. and led the customer experts where, for example, he worked with SGI and other OEMs on the definition and adoption of OpenMP. In 2000 when Intel acquired KAI, he worked on adoption and integration of threading by HPC ISVs He managed the acquisition by Intel of Pallas GmbH and their MPI tools. He managed Intel's participation in the ASCI/LLNL Ultrascale project to develop MPI/OpenMP performance analysis tools and led development of other Intel HPC tools. Dr. Kuhn led the adoption of threading by ISVs for the introduction of Intel's first multicore processor and the Intel/Microsoft Universal Parallel Computing Research Center project with University of California Berkeley and University of Illinois at Urbana-Champaign, as well as managing approximately 20 other university research projects in high performance computing.David Padua received his Ph.D. from the University of Illinois at Urbana-Champaign in 1980. In 1985, after a few years at the Universidad Simon Bolívar in Venezuela, he returned to the University of Illinois where he is now Donald Biggar Willet Professor in Engineering. He has served as program committee member, program chair, or general chair to more than 70 conferences and workshops. He was the Editor-in-Chief of Springer-Verlag's Encyclopedia of Parallel Computing and is currently a member of the editorial board of the Communications of the ACM, the Journal of Parallel and Distributed Computing, and the International Journal of Parallel Programming. Dr. Padua has supervised the dissertations of 30 Ph.D. students. He has devoted much of his career to the study of languages, tools, and compilers for parallel computing and has authored or co-authored more than 170 papers in these areas. He received the 2015 IEEE Computer Society Harry H. Goode Award. In 2017, he awarded an honorary doctorate from the University of Valladolid in Spain. He is a Fellow of the ACM and the IEEE.

Von der hinteren Coverseite

This volume contains the proceedings of the Fourth Workshop on Languages andCompilers for Parallel Computing, held in Santa Clara, California, in August1991. The purpose of the workshop, held every year since 1988, is to bring together the leading researchers on parallel programming language designand compilation techniques for parallel computers. The papers in this book cover several important topics including: (1) languages and structures to represent programs internally in the compiler, (2) techniques to analyzeand manipulate sequential loops in order to generate a parallel version, (3)techniques to detect and extract fine-grain parallelism, (4) scheduling and memory-management issues in automatically generated parallel programs, (5) parallel programming language designs, and (6) compilation of explicitly parallel programs. Together, the papers give a good overview of the research projects underway in 1991 in this field.

„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.