Verwandte Artikel zu DIGITAL CORE OUTPUT TEST DATA COMPRESSION ARCHITECTURE:...

DIGITAL CORE OUTPUT TEST DATA COMPRESSION ARCHITECTURE: Model, Implementation, and Analysis - Softcover

Assaf, M. H.

 
9783639190984: DIGITAL CORE OUTPUT TEST DATA COMPRESSION ARCHITECTURE: Model, Implementation, and Analysis
Softcover
ISBN 10: 363919098X ISBN 13: 9783639190984
Verlag: VDM Verlag, 2009

Inhaltsangabe

With the unprecedented growth of the electronics industry, the integration densities besides system complexities continued to increase, and hence, the need for better and more effective methods of testing to assure reliable operations of chips, which is the mainstay of today?s many sophisticated devices and products, was intensely felt. Generally, the cost of testing chips is prohibitive, accounting for 35% to 55% of their total manufacturing expense. Furthermore, testing an integrated circuit is also time- consuming, taking up to about one half of the total design-cycle time. On the other hand, the amount of time available for manufacturing, testing, and marketing a product is constantly on the decline. Moreover, as a result of diminishing trade barriers and global competition, customers now demand products of superior quality at lower price. However, to achieve this better quality at relatively low cost, evidently, the testing strategies have to be improved. This book is a comprehensive guide to new chip testing and built-in self-test techniques that will allow students, researchers, and chip designers to master chip design for test architectures, for diagnosis of digital cores.

Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.

Reseña del editor

With the unprecedented growth of the electronics industry, the integration densities besides system complexities continued to increase, and hence, the need for better and more effective methods of testing to assure reliable operations of chips, which is the mainstay of today?s many sophisticated devices and products, was intensely felt. Generally, the cost of testing chips is prohibitive, accounting for 35% to 55% of their total manufacturing expense. Furthermore, testing an integrated circuit is also time- consuming, taking up to about one half of the total design-cycle time. On the other hand, the amount of time available for manufacturing, testing, and marketing a product is constantly on the decline. Moreover, as a result of diminishing trade barriers and global competition, customers now demand products of superior quality at lower price. However, to achieve this better quality at relatively low cost, evidently, the testing strategies have to be improved. This book is a comprehensive guide to new chip testing and built-in self-test techniques that will allow students, researchers, and chip designers to master chip design for test architectures, for diagnosis of digital cores.

Biografía del autor

M. H. Assaf received his Ph.D. from the University of Ottawa (UOO), Canada in 2003, his M.Sc. and B.Sc. from UOO in 1996 and 1994 respectively. His research interest focuses on fault-tolerant computing. He is currently on the Technical Activities Board of several Journals and Proceedings. He received the 2003 IEEE Donald G. Fink Prize Paper Award.

„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.

Verlag
VDM Verlag
Erscheinungsdatum
2009
Sprache
Englisch
ISBN 10 
363919098X
ISBN 13 
9783639190984
Einband
Tapa blanda
Anzahl der Seiten
244
Kontakt zum Hersteller
Nicht verfügbar
Verantwortliche Person
Nicht verfügbar