Verwandte Artikel zu Optimization Algorithms For Reconfigurable FPGA Based...
Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip - Softcover
Inhaltsangabe
Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Reseña del editor
Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device.
Biografía del autor
Dr Bouraoui Ouni is currently an associate professor at national engineering school of Sousse.Dr. Bouraoui ouni has authored/co-authored over of tens papers in international journals and conferences. He served as a reviewer for several international journals conferences.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
- VerlagLAP LAMBERT Academic Publishing
- Erscheinungsdatum2012
- ISBN 10 3659128376
- ISBN 13 9783659128370
- EinbandTapa blanda
- SpracheEnglisch
- Anzahl der Seiten200
- Kontakt zum HerstellerNicht verfügbar
EUR 136,83
EUR 29,39 für den Versand von Vereinigtes Königreich nach Deutschland
Versandziele, Kosten & DauerNeu kaufen
Diesen Artikel anzeigen
EUR 55,21
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & DauerSuchergebnisse für Optimization Algorithms For Reconfigurable FPGA Based...
Foto des Verkäufers
Optimization Algorithms For Reconfigurable FPGA Based Architectures
Verlag:
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
Neu
Softcover
Anbieter: moluna, Greven, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Ouni BouraouiDr Bouraoui Ouni is currently an associate professor at national engineering school of Sousse.Dr. Bouraoui ouni has authored/co-authored over of tens papers in international journals and conferences. He served as a. Bestandsnummer des Verkäufers 5133435
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Optimization Algorithms For Reconfigurable FPGA Based Architectures : FPGA, design flow, reconfigurable architectures, System on Programmable chip
Verlag:
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device. Bestandsnummer des Verkäufers 9783659128370
Anzahl: 1 verfügbar
Foto des Verkäufers
Optimization Algorithms For Reconfigurable FPGA Based Architectures
Verlag:
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
Neu
Taschenbuch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device. 200 pp. Englisch. Bestandsnummer des Verkäufers 9783659128370
Anzahl: 2 verfügbar
Foto des Verkäufers
Optimization Algorithms For Reconfigurable FPGA Based Architectures
Verlag:
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
Neu
Taschenbuch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Neuware -Dynamically reconfigurable architectures (DRA) have the potential for achieving high performance at a relatively low cost for a wide range of applications. DRA combine programmable processing units with reconfigurable hardware units. The later is usually based on dynamically reconfigurable Field Programmable Gate Array (FPGA). Designers have used the temporal partitioning approach to divide the application into temporal partitions, which are configured one after the one on target FPGA. The first partition receives input data, performs computations and stores the intermediate data into an on-board memory. The device is then reconfigured for the next partition, which computes results based on intermediate data from the previous partition. A controller interacts with both the reconfigurable hardware and the memory and is used to load new configuration. The temporal partitioning has become an essential issue for several important VLSI applications. Application with several tasks has entailed problem complexities that are unmanageable for existing programmable device.Books on Demand GmbH, Überseering 33, 22297 Hamburg 200 pp. Englisch. Bestandsnummer des Verkäufers 9783659128370
Anzahl: 2 verfügbar
Beispielbild für diese ISBN
Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip
Verlag:
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3659128376
ISBN 13: 9783659128370
Gebraucht
Paperback
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
Verkäuferbewertung 4 von 5 Sternen
Paperback. Zustand: Like New. Like New. book. Bestandsnummer des Verkäufers ERICA79636591283766
Anzahl: 1 verfügbar