Design & Implementation of Programmable CRC Computation using FPGA: CRC as a modem error-correcting Code - Softcover
Inhaltsangabe
Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Über die Autorin bzw. den Autor
M.Tech (ECE) from JNTU , Hyderabad.Lecturer in E&TC dept., SVERIs COE (POLY) Pandharpur, Pandharpur.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Suchergebnisse für Design & Implementation of Programmable CRC Computation...
Foto des Verkäufers
Design & Implementation of Programmable CRC Computation using FPGA
Verlag:
LAP LAMBERT Academic Publishing Aug 2014, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Neu
Taschenbuch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors. 104 pp. Englisch. Bestandsnummer des Verkäufers 9783659162602
Neu kaufen
EUR 54,90
EUR 23,00 Versand
Versand von Deutschland nach USA
Versand von Deutschland nach USA
Anzahl: 2 verfügbar
Beispielbild für diese ISBN
Design & Implementation of Programmable CRC Computation using FPGA
Verlag:
VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Neu
Softcover
Anbieter: Books Puddle, New York, NY, USA
Verkäuferbewertung 4 von 5 Sternen
Zustand: New. pp. 104. Bestandsnummer des Verkäufers 26359038816
Neu kaufen
EUR 80,33
EUR 3,33 Versand
Versand innerhalb von USA
Versand innerhalb von USA
Anzahl: 4 verfügbar
Beispielbild für diese ISBN
Design & Implementation of Programmable CRC Computation using FPGA
Verlag:
VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Neu
Softcover
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
Verkäuferbewertung 4 von 5 Sternen
Zustand: New. Print on Demand pp. 104 2:B&W 6 x 9 in or 229 x 152 mm Perfect Bound on Creme w/Gloss Lam. Bestandsnummer des Verkäufers 353484991
Neu kaufen
EUR 81,46
EUR 7,50 Versand
Versand von Vereinigtes Königreich nach USA
Versand von Vereinigtes Königreich nach USA
Anzahl: 4 verfügbar
Foto des Verkäufers
Design & Implementation of Programmable CRC Computation using FPGA
Verlag:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Neu
Softcover
Anbieter: moluna, Greven, Deutschland
Verkäuferbewertung 4 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Murade RameshwarM.Tech (ECE) from JNTU , Hyderabad.Lecturer in E&TC dept., SVERIs COE (POLY) Pandharpur, Pandharpur.Good error control performance requires the scheme to be selected based on the characteristics of the communicati. Bestandsnummer des Verkäufers 5136097
Neu kaufen
EUR 45,45
EUR 48,99 Versand
Versand von Deutschland nach USA
Versand von Deutschland nach USA
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
Design & Implementation of Programmable CRC Computation using FPGA
Verlag:
VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Neu
Softcover
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Verkäuferbewertung 4 von 5 Sternen
Zustand: New. PRINT ON DEMAND pp. 104. Bestandsnummer des Verkäufers 18359038826
Neu kaufen
EUR 85,16
EUR 9,95 Versand
Versand von Deutschland nach USA
Versand von Deutschland nach USA
Anzahl: 4 verfügbar
Foto des Verkäufers
Design & Implementation of Programmable CRC Computation using FPGA
Verlag:
LAP LAMBERT Academic Publishing Aug 2014, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Neu
Taschenbuch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors.Books on Demand GmbH, Überseering 33, 22297 Hamburg 104 pp. Englisch. Bestandsnummer des Verkäufers 9783659162602
Neu kaufen
EUR 54,90
EUR 60,00 Versand
Versand von Deutschland nach USA
Versand von Deutschland nach USA
Anzahl: 1 verfügbar
Foto des Verkäufers
Design & Implementation of Programmable CRC Computation using FPGA : CRC as a modem error-correcting Code
Verlag:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors. Bestandsnummer des Verkäufers 9783659162602
Neu kaufen
EUR 54,90
EUR 60,87 Versand
Versand von Deutschland nach USA
Versand von Deutschland nach USA
Anzahl: 1 verfügbar