Latches and flip-flops used in low power sequential circuits are discussed in this book. A synthesis technique for power optimization in combinational logic circuits has been described. A flip flop has been proposed to reduce power consumption in CMOS circuits. A latch has been proposed which is evaluated from the standard ultra voltage latch for low power application. Simulation results show that the proposed latch has the lowest power consumption with no speed penalty. The significant power and area savings can be achieved by using proposed design.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Neelam Swami, presently in Govt. College of Engg. & Tech. as Assistant Prof. in Dept of ECE has obtained B.E.(ECE) with Hons. from Rajathan Univ., Jaipur in 2008 & M.Tech.(VLSI Design) from MITS(Deemed Univ.) in 2011. Her area of research and interest is low power consumption in digital sequential circuits.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: moluna, Greven, Deutschland
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Swami NeelamNeelam Swami, presently in Govt. College of Engg. & Tech. as Assistant Prof. in Dept of ECE has obtained B.E.(ECE) with Hons. from Rajathan Univ., Jaipur in 2008 & M.Tech.(VLSI Design) from MITS(Deemed Univ.) in 2011. He. Bestandsnummer des Verkäufers 5137303
Anzahl: Mehr als 20 verfügbar
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Latches and flip-flops used in low power sequential circuits are discussed in this book. A synthesis technique for power optimization in combinational logic circuits has been described. A flip flop has been proposed to reduce power consumption in CMOS circuits. A latch has been proposed which is evaluated from the standard ultra voltage latch for low power application. Simulation results show that the proposed latch has the lowest power consumption with no speed penalty. The significant power and area savings can be achieved by using proposed design. Bestandsnummer des Verkäufers 9783659177965
Anzahl: 2 verfügbar
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Synthesis of High Performance Low Power CMOS Circuit Design | Power Optimization Approach | Neelam Swami | Taschenbuch | Englisch | LAP Lambert Academic Publishing | EAN 9783659177965 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Bestandsnummer des Verkäufers 106340732
Anzahl: 5 verfügbar
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
Paperback. Zustand: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Bestandsnummer des Verkäufers ERICA77536591779626
Anzahl: 1 verfügbar