Verwandte Artikel zu Test Vector Reordering Method for Low Power Testing:...
Test Vector Reordering Method for Low Power Testing: Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics - Softcover
Zu dieser ISBN ist aktuell kein Angebot verfügbar.
Alle Exemplare der Ausgabe mit dieser ISBN anzeigen:
Reseña del editor:
The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods.
Biografía del autor:
Dr.K.Paramasivam got UG & PG engineering degree in 1995 & 97 from Bharathiar University. He got PhD(Low power VLSI Testing) at Anna University Chennai in 2009. Presently he is with Bannari Amman Institute of Technology, TN, India. He has 16 & 10 years of teaching and research experience. His publications are 17 journals & 41 Conf. proceedings.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
- VerlagLAP Lambert Academic Publishing
- Erscheinungsdatum2012
- ISBN 10 3659180769
- ISBN 13 9783659180767
- EinbandTapa blanda
- Anzahl der Seiten76
Neu kaufen
Mehr zu diesem Angebot erfahren
EUR 48,49
Versand:
EUR 3,71
Innerhalb der USA
Beste Suchergebnisse bei AbeBooks
Beispielbild für diese ISBN
Test Vector Reordering Method for Low Power Testing: Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Verlag:
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
Neu
Softcover
Anzahl: > 20
Anbieter:
Bewertung
Buchbeschreibung Zustand: New. Bestandsnummer des Verkäufers ABLIING23Mar3113020268841
Weitere Informationen zu diesem Verkäufer | Verkäufer kontaktieren
Neu kaufen
EUR 48,49
Währung umrechnen
Beispielbild für diese ISBN
Test Vector Reordering Method for Low Power Testing
Verlag:
LAP Lambert Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
Neu
Softcover
Anzahl: > 20
Anbieter:
Bewertung
Buchbeschreibung Zustand: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Bestandsnummer des Verkäufers ria9783659180767_lsuk
Weitere Informationen zu diesem Verkäufer | Verkäufer kontaktieren
Neu kaufen
EUR 52,84
Währung umrechnen
Beispielbild für diese ISBN
Test Vector Reordering Method for Low Power Testing
Verlag:
LAP Lambert Academic Publishing 2012-07
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
Neu
PF
Anzahl: 10
Anbieter:
Bewertung
Buchbeschreibung PF. Zustand: New. Bestandsnummer des Verkäufers 6666-IUK-9783659180767
Weitere Informationen zu diesem Verkäufer | Verkäufer kontaktieren
Neu kaufen
EUR 48,80
Währung umrechnen
Beispielbild für diese ISBN
Test Vector Reordering Method for Low Power Testing Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Verlag:
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
Neu
PAP
Anzahl: > 20
Anbieter:
Bewertung
Buchbeschreibung PAP. Zustand: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Bestandsnummer des Verkäufers L0-9783659180767
Weitere Informationen zu diesem Verkäufer | Verkäufer kontaktieren
Neu kaufen
EUR 70,10
Währung umrechnen
Foto des Verkäufers
Test Vector Reordering Method for Low Power Testing
Verlag:
LAP LAMBERT Academic Publishing Jul 2012
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
Neu
Taschenbuch
Anzahl: 2
Anbieter:
Bewertung
Buchbeschreibung Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods. 76 pp. Englisch. Bestandsnummer des Verkäufers 9783659180767
Weitere Informationen zu diesem Verkäufer | Verkäufer kontaktieren
Neu kaufen
EUR 49,00
Währung umrechnen
Foto des Verkäufers
Test Vector Reordering Method for Low Power Testing : Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Verlag:
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
Neu
Taschenbuch
Anzahl: 1
Anbieter:
Bewertung
Buchbeschreibung Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don't care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods. Bestandsnummer des Verkäufers 9783659180767
Weitere Informationen zu diesem Verkäufer | Verkäufer kontaktieren
Neu kaufen
EUR 49,00
Währung umrechnen
Beispielbild für diese ISBN
Test Vector Reordering Method for Low Power Testing Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics
Verlag:
LAP LAMBERT Academic Publishing
(2012)
ISBN 10: 3659180769
ISBN 13: 9783659180767
Neu
PAP
Anzahl: > 20
Anbieter:
Bewertung
Buchbeschreibung PAP. Zustand: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Bestandsnummer des Verkäufers L0-9783659180767
Weitere Informationen zu diesem Verkäufer | Verkäufer kontaktieren
Neu kaufen
EUR 54,47
Währung umrechnen