Now a days due to limitations in communication bandwidth there is more demand for compression in applications like multimedia communication, Television, Video Conferencing etc. This can be done by using DWT(Discrete Wavelet Transform) or DCT (Discrete Cosine Transform). DCT has poor reconstructed image when high compression is performed hence DWT is used. This book presents an implementation of DWT using Systolic architecture in VLSI .This architecture consist of Input delay unit, filter, register bank and control unit. This performs the calculation of high pass and low pass coefficients by using only one multiplier. This architecture has been simulated and implemented in VLSI. The hardware utilization efficiency is more compared to the referred due to FBRA Scheme. The systolic nature of this architecture corresponding to a clock speed of 115.9 MHz has its advantage in Optimizing area, time and power. The architecture is simple, modular, and cascadable for computation of one, or multi-dimensional DWT. Finally comparison of results of Systolic Array architecture and the lifting based architecture is done, which showed that prior is much faster.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Mr. J.Hemanth is working as an Asst. Professor in Dept. of ECE, Vemu IT,P.Kothakota, Chittoor (D), A.P, India, pursued his M.Tech from SVCET, affiliated to JNTUA, Chittoor (D)in the year 2012 and B.Tech from KEC,Kuppam, affiliated to JNTUA, Chittoor (D), A.P, India in the year 2010. His interested areas are VLSI,Image Processing and Radar Systems.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Now a days due to limitations in communication bandwidth there is more demand for compression in applications like multimedia communication, Television, Video Conferencing etc. This can be done by using DWT(Discrete Wavelet Transform) or DCT (Discrete Cosine Transform). DCT has poor reconstructed image when high compression is performed hence DWT is used. This book presents an implementation of DWT using Systolic architecture in VLSI .This architecture consist of Input delay unit, filter, register bank and control unit. This performs the calculation of high pass and low pass coefficients by using only one multiplier. This architecture has been simulated and implemented in VLSI. The hardware utilization efficiency is more compared to the referred due to FBRA Scheme. The systolic nature of this architecture corresponding to a clock speed of 115.9 MHz has its advantage in Optimizing area, time and power. The architecture is simple, modular, and cascadable for computation of one, or multi-dimensional DWT. Finally comparison of results of Systolic Array architecture and the lifting based architecture is done, which showed that prior is much faster. 108 pp. Englisch. Bestandsnummer des Verkäufers 9783659257414
Anzahl: 2 verfügbar
Anbieter: moluna, Greven, Deutschland
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Hemanth J.Mr. J.Hemanth is working as an Asst. Professor in Dept. of ECE, Vemu IT,P.Kothakota, Chittoor (D), A.P, India, pursued his M.Tech from SVCET, affiliated to JNTUA, Chittoor (D)in the year 2012 and B.Tech from KEC,Kuppam, aff. Bestandsnummer des Verkäufers 5143615
Anzahl: Mehr als 20 verfügbar
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
Paperback. Zustand: Brand New. 108 pages. 8.66x5.91x0.25 inches. In Stock. Bestandsnummer des Verkäufers 3659257419
Anzahl: 1 verfügbar
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Now a days due to limitations in communication bandwidth there is more demand for compression in applications like multimedia communication, Television, Video Conferencing etc. This can be done by using DWT(Discrete Wavelet Transform) or DCT (Discrete Cosine Transform). DCT has poor reconstructed image when high compression is performed hence DWT is used. This book presents an implementation of DWT using Systolic architecture in VLSI .This architecture consist of Input delay unit, filter, register bank and control unit. This performs the calculation of high pass and low pass coefficients by using only one multiplier. This architecture has been simulated and implemented in VLSI. The hardware utilization efficiency is more compared to the referred due to FBRA Scheme. The systolic nature of this architecture corresponding to a clock speed of 115.9 MHz has its advantage in Optimizing area, time and power. The architecture is simple, modular, and cascadable for computation of one, or multi-dimensional DWT. Finally comparison of results of Systolic Array architecture and the lifting based architecture is done, which showed that prior is much faster.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 108 pp. Englisch. Bestandsnummer des Verkäufers 9783659257414
Anzahl: 1 verfügbar
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Now a days due to limitations in communication bandwidth there is more demand for compression in applications like multimedia communication, Television, Video Conferencing etc. This can be done by using DWT(Discrete Wavelet Transform) or DCT (Discrete Cosine Transform). DCT has poor reconstructed image when high compression is performed hence DWT is used. This book presents an implementation of DWT using Systolic architecture in VLSI .This architecture consist of Input delay unit, filter, register bank and control unit. This performs the calculation of high pass and low pass coefficients by using only one multiplier. This architecture has been simulated and implemented in VLSI. The hardware utilization efficiency is more compared to the referred due to FBRA Scheme. The systolic nature of this architecture corresponding to a clock speed of 115.9 MHz has its advantage in Optimizing area, time and power. The architecture is simple, modular, and cascadable for computation of one, or multi-dimensional DWT. Finally comparison of results of Systolic Array architecture and the lifting based architecture is done, which showed that prior is much faster. Bestandsnummer des Verkäufers 9783659257414
Anzahl: 1 verfügbar
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Systolic Array Based Discrete Wavelet Transform | First Edition | J. Hemanth (u. a.) | Taschenbuch | 108 S. | Englisch | 2012 | LAP LAMBERT Academic Publishing | EAN 9783659257414 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Bestandsnummer des Verkäufers 106208981
Anzahl: 5 verfügbar