Verwandte Artikel zu Modeling and Evaluation of Networks on Chip
Inhaltsangabe
The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Über die Autorin bzw. den Autor
Sheraz Anjum, PhD: Microelectronics and Solid-State Electronics from Institute of Microelectronics, Graduate University of Chinese Academy of Sciences, Beijing, China. Associate Professor at the Department of Electrical Engineering, COMSATS Institute of Information Technology, Wah Cantt Pakistan.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
EUR 114,21
EUR 28,88 für den Versand von Vereinigtes Königreich nach Deutschland
Versandziele, Kosten & DauerNeu kaufen
Diesen Artikel anzeigen
EUR 45,45
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & DauerSuchergebnisse für Modeling and Evaluation of Networks on Chip
Foto des Verkäufers
Modeling and Evaluation of Networks on Chip
Verlag:
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
Neu
Softcover
Anbieter: moluna, Greven, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Anjum SherazSheraz Anjum, PhD: Microelectronics and Solid-State Electronics from Institute of Microelectronics, Graduate University of Chinese Academy of Sciences, Beijing, China. Associate Professor at the Department of Electrical . Bestandsnummer des Verkäufers 5152648
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Modeling and Evaluation of Networks on Chip
Verlag:
LAP LAMBERT Academic Publishing Apr 2013, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
Neu
Taschenbuch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication. 108 pp. Englisch. Bestandsnummer des Verkäufers 9783659383823
Anzahl: 2 verfügbar
Foto des Verkäufers
Modeling and Evaluation of Networks on Chip
Verlag:
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication. Bestandsnummer des Verkäufers 9783659383823
Anzahl: 1 verfügbar
Foto des Verkäufers
Modeling and Evaluation of Networks on Chip
Verlag:
LAP LAMBERT Academic Publishing Apr 2013, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
Neu
Taschenbuch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication.Books on Demand GmbH, Überseering 33, 22297 Hamburg 108 pp. Englisch. Bestandsnummer des Verkäufers 9783659383823
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Modeling and Evaluation of Networks on Chip
Verlag:
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659383821
ISBN 13: 9783659383823
Gebraucht
Paperback
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
Verkäuferbewertung 4 von 5 Sternen
Paperback. Zustand: Like New. Like New. book. Bestandsnummer des Verkäufers ERICA75836593838216
Anzahl: 1 verfügbar