Verwandte Artikel zu Study and Analysis of Vedic Multipler and 16 Bit Arithmatic...
Inhaltsangabe
This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Reseña del editor
This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.
Biografía del autor
Dr K.L.Baishnab obtained his BE from (Regional Enginnering College Silchar) (presently National Institute of Technology Silchar INDIA) in the year 1995. M.Tech from Indian Institute of Technology kharagpur (INDIA) in the year 2004. PhD from NIT Silchar 2013.He is currently working as a Asst professor in ECE dept NIT Silchar (INDIA).
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
- VerlagLAP LAMBERT Academic Publishing
- Erscheinungsdatum2014
- ISBN 10 3659613924
- ISBN 13 9783659613920
- EinbandTapa blanda
- SpracheEnglisch
- Anzahl der Seiten92
- Kontakt zum HerstellerNicht verfügbar
Neu kaufen
Diesen Artikel anzeigen
EUR 45,45
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & DauerSuchergebnisse für Study and Analysis of Vedic Multipler and 16 Bit Arithmatic...
Foto des Verkäufers
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Verlag:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659613924
ISBN 13: 9783659613920
Neu
Softcover
Anbieter: moluna, Greven, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Baishnab Krishna LalDr K.L.Baishnab obtained his BE from (Regional Enginnering College Silchar) (presently National Institute of Technology Silchar INDIA) in the year 1995. M.Tech from Indian Institute of Technology kharagpur (INDIA). Bestandsnummer des Verkäufers 5168421
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Verlag:
LAP LAMBERT Academic Publishing Okt 2014, 2014
ISBN 10: 3659613924
ISBN 13: 9783659613920
Neu
Taschenbuch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier. 92 pp. Englisch. Bestandsnummer des Verkäufers 9783659613920
Anzahl: 2 verfügbar
Foto des Verkäufers
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Verlag:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659613924
ISBN 13: 9783659613920
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier. Bestandsnummer des Verkäufers 9783659613920
Anzahl: 1 verfügbar
Foto des Verkäufers
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Verlag:
LAP LAMBERT Academic Publishing Okt 2014, 2014
ISBN 10: 3659613924
ISBN 13: 9783659613920
Neu
Taschenbuch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.Books on Demand GmbH, Überseering 33, 22297 Hamburg 92 pp. Englisch. Bestandsnummer des Verkäufers 9783659613920
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Verlag:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659613924
ISBN 13: 9783659613920
Neu
paperback
Anbieter: dsmbooks, Liverpool, Vereinigtes Königreich
Verkäuferbewertung 4 von 5 Sternen
paperback. Zustand: New. New. book. Bestandsnummer des Verkäufers D8S0-3-M-3659613924-6
Anzahl: 1 verfügbar