Verwandte Artikel zu Fault Tolerant & Testable Sequential Reversible...
Fault Tolerant & Testable Sequential Reversible Circuit Design: A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit - Softcover
Inhaltsangabe
Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Reseña del editor
Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Neu kaufen
Diesen Artikel anzeigen
EUR 34,25
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & DauerSuchergebnisse für Fault Tolerant & Testable Sequential Reversible...
Foto des Verkäufers
Fault Tolerant & Testable Sequential Reversible Circuit Design: A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit
Verlag:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659671681
ISBN 13: 9783659671685
Gebraucht
Softcover
Anbieter: Roland Antiquariat UG haftungsbeschränkt, Weinheim, Deutschland
Verkäuferbewertung 5 von 5 Sternen
58 Seiten Am unteren Buchschnitt mittels Stempel als "Mängelexemplar" gekennzeichnet, jedoch innen wie außen ein sehr gutes Exemplar, fast wie neu. Die Leseseiten sind tadellos, sauber und ohne Anstreichungen. 9783659671685 Sprache: Englisch Gewicht in Gramm: 127 Taschenbuch, Größe: 15.2 x 0.5 x 22.9 cm. Bestandsnummer des Verkäufers 257038
Anzahl: 1 verfügbar
Foto des Verkäufers
Fault Tolerant & Testable Sequential Reversible Circuit Design
Verlag:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659671681
ISBN 13: 9783659671685
Neu
Softcover
Anbieter: moluna, Greven, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Pareek VishalVishal Pareek has completed his M.Tech degree in Computer Science & Engineering from UCE, Rajasthan Technical University, Kota, Rajasthan under the guidance of Dr. Sushil Chandra Jain in 2014. His main research interests. Bestandsnummer des Verkäufers 17694401
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Fault Tolerant & Testable Sequential Reversible Circuit Design
Verlag:
LAP LAMBERT Academic Publishing Jan 2015, 2015
ISBN 10: 3659671681
ISBN 13: 9783659671685
Neu
Taschenbuch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. 76 pp. Englisch. Bestandsnummer des Verkäufers 9783659671685
Anzahl: 2 verfügbar
Foto des Verkäufers
Fault Tolerant & Testable Sequential Reversible Circuit Design
Verlag:
LAP LAMBERT Academic Publishing Jan 2015, 2015
ISBN 10: 3659671681
ISBN 13: 9783659671685
Neu
Taschenbuch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters.Books on Demand GmbH, Überseering 33, 22297 Hamburg 76 pp. Englisch. Bestandsnummer des Verkäufers 9783659671685
Anzahl: 1 verfügbar
Foto des Verkäufers
Fault Tolerant & Testable Sequential Reversible Circuit Design : A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit
Verlag:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659671681
ISBN 13: 9783659671685
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. Bestandsnummer des Verkäufers 9783659671685
Anzahl: 1 verfügbar