This book proposes a methodology for implementing digital circuits and systems using asynchronous scheme called as self-timing. A methodology which results in average case performance vs. worst-case performance of the digital system without the global clocking overhead. The primary objective of the book is to give the readers an overview of the self-timing methodology, how to build smaller to medium scale digital circuits, modeling for HDL simulation and fast prototyping on Field Programmable Gate Arrays. This book is suggested to readers who are doing their master's degree in electronics engineering with specialization in VLSI/Embedded Systems.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Jithesh C. P., working as Assistant Professor, Department of Electronics Engineering, Government Engineering College, Kozhikode, India. He has acquired B.Tech, ECE (Calicut University) in 2002, M.Tech, VLSI System (NIT Trichy) in 2005. He has around 5 years semiconductor industry experience and more than 5 years of teaching experience.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: Books Puddle, New York, NY, USA
Zustand: New. Bestandsnummer des Verkäufers 26394690176
Anzahl: 4 verfügbar
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
Zustand: New. Print on Demand. Bestandsnummer des Verkäufers 401719647
Anzahl: 4 verfügbar
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book proposes a methodology for implementing digital circuits and systems using asynchronous scheme called as self-timing. A methodology which results in average case performance vs. worst-case performance of the digital system without the global clocking overhead. The primary objective of the book is to give the readers an overview of the self-timing methodology, how to build smaller to medium scale digital circuits, modeling for HDL simulation and fast prototyping on Field Programmable Gate Arrays. This book is suggested to readers who are doing their master's degree in electronics engineering with specialization in VLSI/Embedded Systems. 56 pp. Englisch. Bestandsnummer des Verkäufers 9783659842702
Anzahl: 2 verfügbar
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Zustand: New. PRINT ON DEMAND. Bestandsnummer des Verkäufers 18394690186
Anzahl: 4 verfügbar
Anbieter: moluna, Greven, Deutschland
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: C. P. JitheshJithesh C. P., working as Assistant Professor, Department of Electronics Engineering, Government Engineering College, Kozhikode, India. He has acquired B.Tech, ECE (Calicut University) in 2002, M.Tech, VLSI System (NIT T. Bestandsnummer des Verkäufers 151429311
Anzahl: Mehr als 20 verfügbar
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
Paperback. Zustand: Brand New. 56 pages. 8.66x5.91x0.13 inches. In Stock. Bestandsnummer des Verkäufers 3659842702
Anzahl: 1 verfügbar
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book proposes a methodology for implementing digital circuits and systems using asynchronous scheme called as self-timing. A methodology which results in average case performance vs. worst-case performance of the digital system without the global clocking overhead. The primary objective of the book is to give the readers an overview of the self-timing methodology, how to build smaller to medium scale digital circuits, modeling for HDL simulation and fast prototyping on Field Programmable Gate Arrays. This book is suggested to readers who are doing their master's degree in electronics engineering with specialization in VLSI/Embedded Systems.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 56 pp. Englisch. Bestandsnummer des Verkäufers 9783659842702
Anzahl: 1 verfügbar
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book proposes a methodology for implementing digital circuits and systems using asynchronous scheme called as self-timing. A methodology which results in average case performance vs. worst-case performance of the digital system without the global clocking overhead. The primary objective of the book is to give the readers an overview of the self-timing methodology, how to build smaller to medium scale digital circuits, modeling for HDL simulation and fast prototyping on Field Programmable Gate Arrays. This book is suggested to readers who are doing their master's degree in electronics engineering with specialization in VLSI/Embedded Systems. Bestandsnummer des Verkäufers 9783659842702
Anzahl: 1 verfügbar
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. FPGA based implementation of self timed FIR filter | Methodology, Modeling, Implementation | Jithesh C. P. | Taschenbuch | 56 S. | Englisch | 2016 | Scholars' Press | EAN 9783659842702 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Bestandsnummer des Verkäufers 103005530
Anzahl: 5 verfügbar