CMOS SRAM Design and analysis of low leakage and high speed SRAM cell - Softcover

Gupta, Rohin; Gill, S.S.; Kaur, Navneet

 
9783659861116: CMOS SRAM Design and analysis of low leakage and high speed SRAM cell
Softcover
ISBN 10: 3659861111 ISBN 13: 9783659861116
Verlag: LAP LAMBERT Academic Publishing, 2016

Inhaltsangabe

In this work The novel single ended 5T and 6T SRAM cell is presented. This transistor is high density cell or takes less area than conventional 6T SRAM cell. Leakage current of this cell is very low as compared to other 5T or conventional 6T cell. There is a requirement of precharge circuit for this cell as that in conventional 6T SRAM cell. This cell is also power efficient. Also results show that the data stored in this cell is highly stable.There is always scope of improvement in any type of circuit or application. With the proposed configuration we can improve it with various techniques. We can change aspect ratio of the cell for better results. We can apply clock gating for power efficient circuit. We can improve peripheral circuit for better performance.

Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.

Über die Autorin bzw. den Autor

Rohin Gupta is research scholar at GNDEC,Ludhiana and chairman of Brainiac Solutions firm (www.brainiacsolutions.in). Professor Sandeep Singh Gill is working as Professor and Head in ECE Department at GNDEC, Ludhiana.Navneet Kaur is working as Assistant Professor at GNDEC, Ludhiana.

„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.

Verlag
LAP LAMBERT Academic Publishing
Erscheinungsdatum
2016
Sprache
Englisch
ISBN 10 
3659861111
ISBN 13 
9783659861116
Einband
Taschenbuch
Anzahl der Seiten
108
Kontakt zum Hersteller
Nicht verfügbar
Verantwortliche Person
JustFiction Edition
customerservice@vdm-vsg.de

Brivibas gatve 197
Riga
1039
Lettland