Configurable Cache Tuning: A Methodology to Explore Memory Hierarchy Architectures for Embedded Systems - Softcover

Viana, Pablo

 
9783838330457: Configurable Cache Tuning: A Methodology to Explore Memory Hierarchy Architectures for Embedded Systems
Softcover
ISBN 10: 3838330455 ISBN 13: 9783838330457
Verlag: LAP Lambert Academic Publishing, 2009

Inhaltsangabe

In platform tuning, memory hierarchy is an important element to be optimized. Many cache configurations need to be evaluated in order to find out the best choice in terms of performance, silicon area, or power consumption to an application. Most models to estimate those metrics are dependent on the cache size parameters and their respective miss rate. Instead of using traditional simulation tools to estimate cache miss rate through several cache simulations, this book presents a simplified yet efficient technique to estimate the miss rate of many different cache configurations in just one single-pass simulation. The approach basically proposes the generation of locality and conflict tables, which reflects the addressing behavior properties of the application. The proposed technique intends to make the miss estimation easier and the cache exploration faster. Since the table structure is plainly based on elementary bitwise operations of comparison and shifting, flexible software-based approaches can be considered to implement the proposed technique.

Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.

Reseña del editor

In platform tuning, memory hierarchy is an important element to be optimized. Many cache configurations need to be evaluated in order to find out the best choice in terms of performance, silicon area, or power consumption to an application. Most models to estimate those metrics are dependent on the cache size parameters and their respective miss rate. Instead of using traditional simulation tools to estimate cache miss rate through several cache simulations, this book presents a simplified yet efficient technique to estimate the miss rate of many different cache configurations in just one single-pass simulation. The approach basically proposes the generation of locality and conflict tables, which reflects the addressing behavior properties of the application. The proposed technique intends to make the miss estimation easier and the cache exploration faster. Since the table structure is plainly based on elementary bitwise operations of comparison and shifting, flexible software-based approaches can be considered to implement the proposed technique.

„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.

Verlag
LAP Lambert Academic Publishing
Erscheinungsdatum
2009
Sprache
Englisch
ISBN 10 
3838330455
ISBN 13 
9783838330457
Einband
Tapa blanda
Anzahl der Seiten
128
Kontakt zum Hersteller
Nicht verfügbar
Verantwortliche Person
Nicht verfügbar