Video compression is an active area for potential research. Due to the limitations in the available bandwidth and storage space for high quality multimedia content like - video broadcasting and DVD video data, video compression has become very much necessary to keep up the ever growing demand, yet maintaining the quality in decoded video. Motion Estimation technique in a video coder takes advantage of the temporal redundancy present in video data to achieve substantial compression. The block matching efficiency of the Motion Estimation algorithm, feasibility for hardware implementation and multiple frame storage delays are some of the key challenges faced in implementing a Motion Estimation block. In this work, a software model of Motion Estimation block for H.264 Advanced Video Coder is designed. One Step Search Motion Estimation algorithm is chosen for hardware modeling. The architecture of the model is designed to maximize the throughput of the system by using dual residual energy computation and comparison units for parallel processing of frame data. The hardware model is succesfully implemented and tested on Xilinx Virtex-4 FPGA.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Video compression is an active area for potential research. Due to the limitations in the available bandwidth and storage space for high quality multimedia content like - video broadcasting and DVD video data, video compression has become very much necessary to keep up the ever growing demand, yet maintaining the quality in decoded video. Motion Estimation technique in a video coder takes advantage of the temporal redundancy present in video data to achieve substantial compression. The block matching efficiency of the Motion Estimation algorithm, feasibility for hardware implementation and multiple frame storage delays are some of the key challenges faced in implementing a Motion Estimation block. In this work, a software model of Motion Estimation block for H.264 Advanced Video Coder is designed. One Step Search Motion Estimation algorithm is chosen for hardware modeling. The architecture of the model is designed to maximize the throughput of the system by using dual residual energy computation and comparison units for parallel processing of frame data. The hardware model is succesfully implemented and tested on Xilinx Virtex-4 FPGA.
Mr Vikram received B.E. in E&C from Bangalore University (India) and M.Sc[Engg] in VLSI System Design from Coventry University (UK). He is currently pursuing PhD in Computer Systems Engineering at University of South Australia. He was working as Software Engineer at Motorola and Senior Software Engineer at SoftJin Technologies in India.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
EUR 28,63 für den Versand von Vereinigtes Königreich nach USA
Versandziele, Kosten & DauerEUR 23,00 für den Versand von Deutschland nach USA
Versandziele, Kosten & DauerAnbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Video compression is an active area for potential research. Due to the limitations in the available bandwidth and storage space for high quality multimedia content like - video broadcasting and DVD video data, video compression has become very much necessary to keep up the ever growing demand, yet maintaining the quality in decoded video. Motion Estimation technique in a video coder takes advantage of the temporal redundancy present in video data to achieve substantial compression. The block matching efficiency of the Motion Estimation algorithm, feasibility for hardware implementation and multiple frame storage delays are some of the key challenges faced in implementing a Motion Estimation block. In this work, a software model of Motion Estimation block for H.264 Advanced Video Coder is designed. One Step Search Motion Estimation algorithm is chosen for hardware modeling. The architecture of the model is designed to maximize the throughput of the system by using dual residual energy computation and comparison units for parallel processing of frame data. The hardware model is succesfully implemented and tested on Xilinx Virtex-4 FPGA. 76 pp. Englisch. Bestandsnummer des Verkäufers 9783843375993
Anzahl: 2 verfügbar
Anbieter: moluna, Greven, Deutschland
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Arkalgud Chandrasetty VikramMr Vikram received B.E. in E&C from Bangalore University (India) and M.Sc[Engg] in VLSI System Design from Coventry University (UK). He is currently pursuing PhD in Computer Systems Engineering at Universi. Bestandsnummer des Verkäufers 5467480
Anzahl: Mehr als 20 verfügbar
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. Neuware -Video compression is an active area for potential research. Due to the limitations in the available bandwidth and storage space for high quality multimedia content like - video broadcasting and DVD video data, video compression has become very much necessary to keep up the ever growing demand, yet maintaining the quality in decoded video. Motion Estimation technique in a video coder takes advantage of the temporal redundancy present in video data to achieve substantial compression. The block matching efficiency of the Motion Estimation algorithm, feasibility for hardware implementation and multiple frame storage delays are some of the key challenges faced in implementing a Motion Estimation block. In this work, a software model of Motion Estimation block for H.264 Advanced Video Coder is designed. One Step Search Motion Estimation algorithm is chosen for hardware modeling. The architecture of the model is designed to maximize the throughput of the system by using dual residual energy computation and comparison units for parallel processing of frame data. The hardware model is succesfully implemented and tested on Xilinx Virtex-4 FPGA.Books on Demand GmbH, Überseering 33, 22297 Hamburg 76 pp. Englisch. Bestandsnummer des Verkäufers 9783843375993
Anzahl: 2 verfügbar
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Video compression is an active area for potential research. Due to the limitations in the available bandwidth and storage space for high quality multimedia content like - video broadcasting and DVD video data, video compression has become very much necessary to keep up the ever growing demand, yet maintaining the quality in decoded video. Motion Estimation technique in a video coder takes advantage of the temporal redundancy present in video data to achieve substantial compression. The block matching efficiency of the Motion Estimation algorithm, feasibility for hardware implementation and multiple frame storage delays are some of the key challenges faced in implementing a Motion Estimation block. In this work, a software model of Motion Estimation block for H.264 Advanced Video Coder is designed. One Step Search Motion Estimation algorithm is chosen for hardware modeling. The architecture of the model is designed to maximize the throughput of the system by using dual residual energy computation and comparison units for parallel processing of frame data. The hardware model is succesfully implemented and tested on Xilinx Virtex-4 FPGA. Bestandsnummer des Verkäufers 9783843375993
Anzahl: 1 verfügbar
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
Paperback. Zustand: Like New. Like New. book. Bestandsnummer des Verkäufers ERICA79038433759926
Anzahl: 1 verfügbar