Verwandte Artikel zu MPSoCs with single-ISA heterogeneous multi-core architecture...
Inhaltsangabe
The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task mapping configuration such that the target workload's execution time is optimized while the given resource/area constrain is met. Since the solution space of the target synthesis problem grows exponentially with the number of tasks in the target workload, and the number of cores, we proposed a heuristic-based method that rst decides the groups of tasks that should be mapped to the same processor, and then perform processor allocation and task mapping. The experimental results show that, theproposed method effectively reduced the solution space, and synthesized a good quality configuration in a reasonable time. Under the same area constraint, the results synthesized by our method achieved up to 8.25% of performance improvement over the performance of the system with all simple cores, which provide the maximum execution parallelism in the system.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Neu kaufen
Diesen Artikel anzeigen
EUR 35,90
EUR 23,00 für den Versand von Deutschland nach USA
Versandziele, Kosten & DauerSuchergebnisse für MPSoCs with single-ISA heterogeneous multi-core architecture...
Foto des Verkäufers
MPSoCs with single-ISA heterogeneous multi-core architecture
Verlag:
LAP LAMBERT Academic Publishing Apr 2019, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Taschenbuch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task mapping configuration such that the target workload's execution time is optimized while the given resource/area constrain is met. Since the solution space of the target synthesis problem grows exponentially with the number of tasks in the target workload, and the number of cores, we proposed a heuristic-based method that rst decides the groups of tasks that should be mapped to the same processor, and then perform processor allocation and task mapping. The experimental results show that, theproposed method effectively reduced the solution space, and synthesized a good quality configuration in a reasonable time. Under the same area constraint, the results synthesized by our method achieved up to 8.25% of performance improvement over the performance of the system with all simple cores, which provide the maximum execution parallelism in the system. 80 pp. Englisch. Bestandsnummer des Verkäufers 9786139474158
Anzahl: 2 verfügbar
Beispielbild für diese ISBN
MPSoCs with single-ISA heterogeneous multi-core architecture: Research Perspective
Verlag:
LAP LAMBERT Academic Publishing, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Softcover
Anbieter: Books Puddle, New York, NY, USA
Verkäuferbewertung 4 von 5 Sternen
Zustand: New. Bestandsnummer des Verkäufers 26397281012
Anzahl: 4 verfügbar
Beispielbild für diese ISBN
MPSoCs with single-ISA heterogeneous multi-core architecture: Research Perspective
Verlag:
LAP LAMBERT Academic Publishing, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Softcover
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Print on Demand. Bestandsnummer des Verkäufers 400144683
Anzahl: 4 verfügbar
Beispielbild für diese ISBN
MPSoCs with single-ISA heterogeneous multi-core architecture: Research Perspective
Verlag:
LAP LAMBERT Academic Publishing, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Softcover
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. PRINT ON DEMAND. Bestandsnummer des Verkäufers 18397281022
Anzahl: 4 verfügbar
Foto des Verkäufers
MPSoCs with single-ISA heterogeneous multi-core architecture
Verlag:
LAP LAMBERT Academic Publishing, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Softcover
Anbieter: moluna, Greven, Deutschland
Verkäuferbewertung 4 von 5 Sternen
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Prasath R.ArunDr. R. Arun Prasath, Professor in the Department of ECE at SiddharthaInstitute of Technology & Science,Telangana. Received his Ph.D in ICEfrom Anna University, Chennai. He possess 10 plus years of experience inteaching . Bestandsnummer des Verkäufers 287381112
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
MPSoCs with single-ISA heterogeneous multi-core architecture: Research Perspective
Verlag:
LAP LAMBERT Academic Publishing, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Paperback
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Paperback. Zustand: Brand New. 80 pages. 8.66x5.91x0.19 inches. In Stock. Bestandsnummer des Verkäufers zk6139474159
Anzahl: 1 verfügbar
Foto des Verkäufers
MPSoCs with single-ISA heterogeneous multi-core architecture
Verlag:
LAP LAMBERT Academic Publishing Apr 2019, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Taschenbuch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Neuware -The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task mapping configuration such that the target workload's execution time is optimized while the given resource/area constrain is met. Since the solution space of the target synthesis problem grows exponentially with the number of tasks in the target workload, and the number of cores, we proposed a heuristic-based method that rst decides the groups of tasks that should be mapped to the same processor, and then perform processor allocation and task mapping. The experimental results show that, theproposed method effectively reduced the solution space, and synthesized a good quality configuration in a reasonable time. Under the same area constraint, the results synthesized by our method achieved up to 8.25% of performance improvement over the performance of the system with all simple cores, which provide the maximum execution parallelism in the system.Books on Demand GmbH, Überseering 33, 22297 Hamburg 80 pp. Englisch. Bestandsnummer des Verkäufers 9786139474158
Anzahl: 2 verfügbar
Foto des Verkäufers
MPSoCs with single-ISA heterogeneous multi-core architecture : Research Perspective
Verlag:
LAP LAMBERT Academic Publishing, 2019
ISBN 10: 6139474159
ISBN 13: 9786139474158
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task mapping configuration such that the target workload's execution time is optimized while the given resource/area constrain is met. Since the solution space of the target synthesis problem grows exponentially with the number of tasks in the target workload, and the number of cores, we proposed a heuristic-based method that rst decides the groups of tasks that should be mapped to the same processor, and then perform processor allocation and task mapping. The experimental results show that, theproposed method effectively reduced the solution space, and synthesized a good quality configuration in a reasonable time. Under the same area constraint, the results synthesized by our method achieved up to 8.25% of performance improvement over the performance of the system with all simple cores, which provide the maximum execution parallelism in the system. Bestandsnummer des Verkäufers 9786139474158
Anzahl: 1 verfügbar