This book is aimed at improving the power consumption and timing parameter for Dynamic Random Access Memory cells which are used in the construction of the main memory cell. DRAM is widely used for main memories in personal and mainframe computers and engineering workstations. DRAM memory cell is used for reading and write operation for single bit storage for circuits. A single DRAM cell is capable of storing 1bit data in the capacitor in the form of charge. In this book, three different DRAM memory cells are constructed on TANNER EDA, their simulation is carried out. Average power consumption, read access time, write access time and retention time values are calculated for all the three SDRAM cells. The three DRAM cells used are 4T, 3T, and 3T1D DRAM memory cells. Average power consumption, read access time, write access time and retention time-values are calculated at varying supply voltages. To improve the average power consumption, read access time, write access time, and retention time of the 3T1D DRAM memory cell techniques are applied. After the application of techniques on the circuit design, all the parameter values are again calculated and compared with existing value.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Prateek Asthana - University researcher at the National Institute of Technology (NIT) Hamirpur. He completed his masters at JSS Academy in the field of DRAM Memory Design. He has 6 papers in international reputed journals&over 10 papers in national and international conferences. His current area of research include VLSI and MEMS Energy harvesting.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: California Books, Miami, FL, USA
Zustand: New. Bestandsnummer des Verkäufers I-9786202557405
Anzahl: Mehr als 20 verfügbar
Anbieter: PBShop.store US, Wood Dale, IL, USA
PAP. Zustand: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Bestandsnummer des Verkäufers L0-9786202557405
Anzahl: Mehr als 20 verfügbar
Anbieter: PBShop.store UK, Fairford, GLOS, Vereinigtes Königreich
PAP. Zustand: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Bestandsnummer des Verkäufers L0-9786202557405
Anzahl: Mehr als 20 verfügbar
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Zustand: New. In. Bestandsnummer des Verkäufers ria9786202557405_new
Anzahl: Mehr als 20 verfügbar
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is aimed at improving the power consumption and timing parameter for Dynamic Random Access Memory cells which are used in the construction of the main memory cell. DRAM is widely used for main memories in personal and mainframe computers and engineering workstations. DRAM memory cell is used for reading and write operation for single bit storage for circuits. A single DRAM cell is capable of storing 1bit data in the capacitor in the form of charge. In this book, three different DRAM memory cells are constructed on TANNER EDA, their simulation is carried out. Average power consumption, read access time, write access time and retention time values are calculated for all the three SDRAM cells. The three DRAM cells used are 4T, 3T, and 3T1D DRAM memory cells. Average power consumption, read access time, write access time and retention time-values are calculated at varying supply voltages. To improve the average power consumption, read access time, write access time, and retention time of the 3T1D DRAM memory cell techniques are applied. After the application of techniques on the circuit design, all the parameter values are again calculated and compared with existing value. 80 pp. Englisch. Bestandsnummer des Verkäufers 9786202557405
Anzahl: 2 verfügbar
Anbieter: moluna, Greven, Deutschland
Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Asthana PrateekPrateek Asthana - University researcher at the National Institute of Technology (NIT) Hamirpur. He completed his masters at JSS Academy in the field of DRAM Memory Design. He has 6 papers in international reputed journ. Bestandsnummer des Verkäufers 385947510
Anzahl: Mehr als 20 verfügbar
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is aimed at improving the power consumption and timing parameter for Dynamic Random Access Memory cells which are used in the construction of the main memory cell. DRAM is widely used for main memories in personal and mainframe computers and engineering workstations. DRAM memory cell is used for reading and write operation for single bit storage for circuits. A single DRAM cell is capable of storing 1bit data in the capacitor in the form of charge. In this book, three different DRAM memory cells are constructed on TANNER EDA, their simulation is carried out. Average power consumption, read access time, write access time and retention time values are calculated for all the three SDRAM cells. The three DRAM cells used are 4T, 3T, and 3T1D DRAM memory cells. Average power consumption, read access time, write access time and retention time-values are calculated at varying supply voltages. To improve the average power consumption, read access time, write access time, and retention time of the 3T1D DRAM memory cell techniques are applied. After the application of techniques on the circuit design, all the parameter values are again calculated and compared with existing value.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 80 pp. Englisch. Bestandsnummer des Verkäufers 9786202557405
Anzahl: 1 verfügbar
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book is aimed at improving the power consumption and timing parameter for Dynamic Random Access Memory cells which are used in the construction of the main memory cell. DRAM is widely used for main memories in personal and mainframe computers and engineering workstations. DRAM memory cell is used for reading and write operation for single bit storage for circuits. A single DRAM cell is capable of storing 1bit data in the capacitor in the form of charge. In this book, three different DRAM memory cells are constructed on TANNER EDA, their simulation is carried out. Average power consumption, read access time, write access time and retention time values are calculated for all the three SDRAM cells. The three DRAM cells used are 4T, 3T, and 3T1D DRAM memory cells. Average power consumption, read access time, write access time and retention time-values are calculated at varying supply voltages. To improve the average power consumption, read access time, write access time, and retention time of the 3T1D DRAM memory cell techniques are applied. After the application of techniques on the circuit design, all the parameter values are again calculated and compared with existing value. Bestandsnummer des Verkäufers 9786202557405
Anzahl: 1 verfügbar
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Analysis of DRAM Cell Designs for Nanometer-Scale Memories | DRAM Memory Design | Prateek Asthana | Taschenbuch | 80 S. | Englisch | 2020 | LAP LAMBERT Academic Publishing | EAN 9786202557405 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Bestandsnummer des Verkäufers 118538389
Anzahl: 5 verfügbar