Trading off the reliability, crosstalk delay and power dissipation on on-chip buses are challenging issue for the design community in Deep Sub Micron (DSM) and very deep beneath Micron Technologies (VDSM). To improve the overall system performance it is necessary to reduce and scaling technology to control these effects data on-chip interconnects. Error Correcting Codes (ECC) have been used on the data buses to increase the reliability of the data transfer on the bus on-chip data with penalty of overhead power, delay and area. The dynamic power dissipation of interconnects depends on supply voltage, operating clock frequency, load capacitance and switching activity. All the parameters which influence the dynamic power dissipation are technology dependent except switching activity. Dynamic power dissipation has been reduced by reducing the switching activity. The switching activity has been reduced by adopting a data encoding technique on data interconnects. Encoding the data on it interconnects the promising technique to decrease the dynamic power dissipation and total on-chip delay on the buses and hence overall system performance can be increased.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
He has completed B.Tech in ECE from JNTUH in 2003, M.Tech in Embedded Systems from JNTUA in 2010. He has completed Ph.D from JNTUA in 2020. He has 16 years of teaching experience and published 20+ national and international journals and conferences. His interested research areas are Low power VLSI design and Data encoding techniques.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Trading off the reliability, crosstalk delay and power dissipation on on-chip buses are challenging issue for the design community in Deep Sub Micron (DSM) and very deep beneath Micron Technologies (VDSM). To improve the overall system performance it is necessary to reduce and scaling technology to control these effects data on-chip interconnects. Error Correcting Codes (ECC) have been used on the data buses to increase the reliability of the data transfer on the bus on-chip data with penalty of overhead power, delay and area. The dynamic power dissipation of interconnects depends on supply voltage, operating clock frequency, load capacitance and switching activity. All the parameters which influence the dynamic power dissipation are technology dependent except switching activity. Dynamic power dissipation has been reduced by reducing the switching activity. The switching activity has been reduced by adopting a data encoding technique on data interconnects. Encoding the data on it interconnects the promising technique to decrease the dynamic power dissipation and total on-chip delay on the buses and hence overall system performance can be increased. 156 pp. Englisch. Bestandsnummer des Verkäufers 9786202672481
Anzahl: 2 verfügbar
Anbieter: moluna, Greven, Deutschland
Kartoniert / Broschiert. Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Maddiraala ChennakesavuluHe has completed B.Tech in ECE from JNTUH in 2003, M.Tech in Embedded Systems from JNTUA in 2010. He has completed Ph.D from JNTUA in 2020. He has 16 years of teaching experience and published 20+ national an. Bestandsnummer des Verkäufers 387523385
Anzahl: Mehr als 20 verfügbar
Anbieter: Books Puddle, New York, NY, USA
Zustand: New. Bestandsnummer des Verkäufers 26387508972
Anzahl: 4 verfügbar
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
Zustand: New. Print on Demand. Bestandsnummer des Verkäufers 393172275
Anzahl: 4 verfügbar
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Zustand: New. PRINT ON DEMAND. Bestandsnummer des Verkäufers 18387508966
Anzahl: 4 verfügbar
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Trading off the reliability, crosstalk delay and power dissipation on on-chip buses are challenging issue for the design community in Deep Sub Micron (DSM) and very deep beneath Micron Technologies (VDSM). To improve the overall system performance it is necessary to reduce and scaling technology to control these effects data on-chip interconnects. Error Correcting Codes (ECC) have been used on the data buses to increase the reliability of the data transfer on the bus on-chip data with penalty of overhead power, delay and area. The dynamic power dissipation of interconnects depends on supply voltage, operating clock frequency, load capacitance and switching activity. All the parameters which influence the dynamic power dissipation are technology dependent except switching activity. Dynamic power dissipation has been reduced by reducing the switching activity. The switching activity has been reduced by adopting a data encoding technique on data interconnects. Encoding the data on it interconnects the promising technique to decrease the dynamic power dissipation and total on-chip delay on the buses and hence overall system performance can be increased.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 156 pp. Englisch. Bestandsnummer des Verkäufers 9786202672481
Anzahl: 1 verfügbar
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Improved performance of on-chip data interconnects | Chennakesavulu Maddiraala (u. a.) | Taschenbuch | 156 S. | Englisch | 2020 | LAP LAMBERT Academic Publishing | EAN 9786202672481 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Bestandsnummer des Verkäufers 118757129
Anzahl: 5 verfügbar
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Trading off the reliability, crosstalk delay and power dissipation on on-chip buses are challenging issue for the design community in Deep Sub Micron (DSM) and very deep beneath Micron Technologies (VDSM). To improve the overall system performance it is necessary to reduce and scaling technology to control these effects data on-chip interconnects. Error Correcting Codes (ECC) have been used on the data buses to increase the reliability of the data transfer on the bus on-chip data with penalty of overhead power, delay and area. The dynamic power dissipation of interconnects depends on supply voltage, operating clock frequency, load capacitance and switching activity. All the parameters which influence the dynamic power dissipation are technology dependent except switching activity. Dynamic power dissipation has been reduced by reducing the switching activity. The switching activity has been reduced by adopting a data encoding technique on data interconnects. Encoding the data on it interconnects the promising technique to decrease the dynamic power dissipation and total on-chip delay on the buses and hence overall system performance can be increased. Bestandsnummer des Verkäufers 9786202672481
Anzahl: 1 verfügbar
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
paperback. Zustand: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Bestandsnummer des Verkäufers ERICA823620267248X6
Anzahl: 1 verfügbar