Architecture of a Activation Function Layer Employing Composite Charge Reuse Methodology for Tech-Enabled Settings - Softcover
Inhaltsangabe
Very Large Scale Integration (VLSI) involved in the Integrated Circuit (IC) formation by merging millions of Metal Oxide Semiconductor (MOS) transistors in a single chip. These ICs are preferred in most of the security applications due to its physical and electrical properties. In this modern digital world, security plays an important role to protect the personal information from the hackers. Since security is one of the emerging fields, various kind of security issues are analyzed and different kinds of security approaches are presented by the researchers to mitigate these issues. The researchers not only focused the security, they also focused an optimized design. The design should occupy less area, low power consumption and it should achieve high performance. However, in the VLSI field, considerations like area, power, and latency are traded off. The design of digital circuits is a challenging and tedious task because it consumes more power due to the utilization of functional integration blocks, clock speed, geometrical process, etc. The scaling process employed in the design enhanced the number of transistors as well as operation of the chip. But the scaling process can attain high speed leads to high performance of the overall design. The voltage scaling process reduced the threshold voltage but gradually increased the leakage current.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Suchergebnisse für Architecture of a Activation Function Layer Employing...
Beispielbild für diese ISBN
Architecture of a Activation Function Layer Employing Composite Charge Reuse Methodology for Tech-Enabled Settings
Print-on-DemandAnbieter: PBShop.store US, Wood Dale, IL, USA
Verkäuferbewertung 5 von 5 Sternen
PAP. Zustand: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Bestandsnummer des Verkäufers L0-9798231757206
Neu kaufen
EUR 35,08
Versand gratis
Versand innerhalb von USA
Versand innerhalb von USA
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
Architecture of a Activation Function Layer Employing Composite Charge Reuse Methodology for Tech-Enabled Settings
Print-on-DemandAnbieter: PBShop.store UK, Fairford, GLOS, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
PAP. Zustand: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Bestandsnummer des Verkäufers L0-9798231757206
Neu kaufen
EUR 33,03
EUR 4,82 Versand
Versand von Vereinigtes Königreich nach USA
Versand von Vereinigtes Königreich nach USA
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
Architecture of a Activation Function Layer Employing Composite Charge Reuse Methodology for Tech-Enabled Settings (Paperback)
Print-on-DemandAnbieter: CitiRetail, Stevenage, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Paperback. Zustand: new. Paperback. Very Large Scale Integration (VLSI) involved in the Integrated Circuit (IC) formation by merging millions of Metal Oxide Semiconductor (MOS) transistors in a single chip. These ICs are preferred in most of the security applications due to its physical and electrical properties. In this modern digital world, security plays an important role to protect the personal information from the hackers. Since security is one of the emerging fields, various kind of security issues are analyzed and different kinds of security approaches are presented by the researchers to mitigate these issues. The researchers not only focused the security, they also focused an optimized design. The design should occupy less area, low power consumption and it should achieve high performance. However, in the VLSI field, considerations like area, power, and latency are traded off. The design of digital circuits is a challenging and tedious task because it consumes more power due to the utilization of functional integration blocks, clock speed, geometrical process, etc. The scaling process employed in the design enhanced the number of transistors as well as operation of the chip. But the scaling process can attain high speed leads to high performance of the overall design. The voltage scaling process reduced the threshold voltage but gradually increased the leakage current. This item is printed on demand. Shipping may be from our UK warehouse or from our Australian or US warehouses, depending on stock availability. Bestandsnummer des Verkäufers 9798231757206
Neu kaufen
EUR 36,99
EUR 42,88 Versand
Versand von Vereinigtes Königreich nach USA
Versand von Vereinigtes Königreich nach USA
Anzahl: 1 verfügbar
Foto des Verkäufers
Architecture of a Activation Function Layer Employing Composite Charge Reuse Methodology for Tech-Enabled Settings
Print-on-DemandAnbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Very Large Scale Integration (VLSI) involved in the Integrated Circuit (IC) formation by merging millions of Metal Oxide Semiconductor (MOS) transistors in a single chip. These ICs are preferred in most of the security applications due to its physical and electrical properties. In this modern digital world, security plays an important role to protect the personal information from the hackers. Since security is one of the emerging fields, various kind of security issues are analyzed and different kinds of security approaches are presented by the researchers to mitigate these issues. The researchers not only focused the security, they also focused an optimized design. The design should occupy less area, low power consumption and it should achieve high performance. However, in the VLSI field, considerations like area, power, and latency are traded off. The design of digital circuits is a challenging and tedious task because it consumes more power due to the utilization of functional integration blocks, clock speed, geometrical process, etc. The scaling process employed in the design enhanced the number of transistors as well as operation of the chip. But the scaling process can attain high speed leads to high performance of the overall design. The voltage scaling process reduced the threshold voltage but gradually increased the leakage current. Bestandsnummer des Verkäufers 9798231757206
Neu kaufen
EUR 42,65
EUR 61,77 Versand
Versand von Deutschland nach USA
Versand von Deutschland nach USA
Anzahl: 2 verfügbar
Foto des Verkäufers
Architecture of a Activation Function Layer Employing Composite Charge Reuse Methodology for Tech-Enabled Settings
Print-on-DemandAnbieter: preigu, Osnabrück, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Architecture of a Activation Function Layer Employing Composite Charge Reuse Methodology for Tech-Enabled Settings | Míng Y¿u | Taschenbuch | Englisch | 2025 | Harpes Kharla | EAN 9798231757206 | Verantwortliche Person für die EU: Libri GmbH, Europaallee 1, 36244 Bad Hersfeld, gpsr[at]libri[dot]de | Anbieter: preigu Print on Demand. Bestandsnummer des Verkäufers 133601977
Neu kaufen
EUR 37,10
EUR 70,00 Versand
Versand von Deutschland nach USA
Versand von Deutschland nach USA
Anzahl: 5 verfügbar