An ASIC Low Power Primer: Analysis, Techniques and Specification

Chadha, Rakesh; Bhasker, J.

ISBN 10: 1489991506 / ISBN 13: 9781489991508

Verlag: Springer, 2015

Beschreibung

Print on Demand pp. 218.

Bestandsnummer des Verkäufers 373501893

Bibliografische Details

• Titel: An ASIC Low Power Primer: Analysis, Techniques and Specification
• Verlag: Springer
• Erscheinungsjahr: 2015
• Sprache: Englisch
• ISBN-10: 1489991506
• ISBN-13: 9781489991508
• Einband: Softcover
• Zustand: New

Über diesen Titel

Inhaltsangabe

This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can be employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.

Über die Autorin bzw. den Autor

J. Bhasker is a well-known expert in the area of hardware description languages and RTL synthesis. He has been chair of two working groups: the IEEE 1076.6 VHDL Synthesis and the IEEE 1364.1 Verilog Synthesis and was awarded the IEEE Computer Society Outstanding Contribution Award in 2005. He is an architect at eSilicon Corporation responsible for the timing of many complex designs.

 Rakesh Chadha is a CAE and Design Professional with over 25 years experience, including 18 years in project leadership and technical management.  He was responsible for the timing and signal integrity for the Sematech project on Chip Parasitic Extraction and Signal Integrity Verification. He is Director of Design Technology at eSilicon Corporation and is responsible for complex SOC design methodology.