Algorithms for Synthesis and Testing of Asynchronous Circuits (The Springer International Series in Engineering and Computer Science, 232)

Lavagno, Luciano; Sangiovanni-Vincentelli, Alberto L.

ISBN 10: 1461364108 / ISBN 13: 9781461364108

Verlag: Springer, 2012

Beschreibung

Bestandsnummer des Verkäufers ABLIING23Mar2716030033019

Bibliografische Details

• Titel: Algorithms for Synthesis and Testing of Asynchronous Circuits (The Springer International Series in Engineering and Computer Science, 232)
• Verlag: Springer
• Erscheinungsjahr: 2012
• Sprache: Englisch
• ISBN-10: 1461364108
• ISBN-13: 9781461364108
• Einband: Softcover
• Zustand: New

Über diesen Titel

Inhaltsangabe

Since the second half of the 1980s asynchronous circuits have been the subject of a great deal of research following a period of relative oblivion. The lack of interest in asynchronous techniques was motivated by the progressive shift towards synchronous design techniques that had much more structure and were much easier to verify and synthesize. System design requirements made it impossible to eliminate totally the use of asynchronous circuits. Given the objective difficulty encountered by designers, the asynchronous components of electronic systems such as interfaces became a serious bottleneck in the design process. The use of new models and some theoretical breakthroughs made it possible to develop asynchronous design techniques that were reliable and effective. This book describes a variety of mathematical models and of algorithms that form the backbone and the body of a new design methodology for asyn­ chronous design. The book is intended for asynchronous hardware designers, for computer-aided tool experts, and for digital designers interested in ex­ ploring the possibility of designing asynchronous circuits. It requires a solid mathematical background in discrete event systems and algorithms. While the book has not been written as a textbook, nevertheless it could be used as a reference book in an advanced course in logic synthesis or asynchronous design.