CMOS Fractional-N Synthesizers starts with a comprehensive introduction to general frequency synthesis. Different architectures and synthesizer building blocks are discussed with their relative importance on synthesizer specifications. The process of synthesizer specification derivation is illustrated with the DCS-1800 standard as a general test case.

The book tackles the design of fractional-N synthesizers in CMOS on circuit level as well as system level. The circuit level focuses on high-speed prescaler design up to 12 GHz in CMOS and on fully integrated, low-phase-noise LC-VCO design. High-Q inductor integration and simulation in CMOS is elaborated and flicker noise minimization techniques are presented, ranging from bias point choice to noise filtering techniques.

On a higher level, a systematic design strategy has been developed that trades off all noise contributions and fast dynamics for integrated capacitance (area). Moreover, a theoretical DeltaSigma phase noise analysis is presented, extended with a fast non-linear analysis method to accurately predict the influence of PLL non-linearities on the spectral purity of the DeltaSigma fractional-N frequency synthesizers.

Rese�a del editor:

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.

Anbieterinformationen

BooksRun helps to save money on textbooks. We are committed to providing each customer with the highest standard of customer service. Please pay close attention to the description of the book and its condition you are ordering. If you have any questions or issues, please make sure to contact us first so we could resolve them. All orders are shipped on the same or the next business day. It usually takes 1 to 5 business days to receive your item if you choose expedited shipping. All orders submitted are eligible for a return within 30 days after the delivery. Thanks for shopping with us!

Zur Homepage des Verk�ufers