Full-Chip Nanometer Routing Techniques

Tsung-Yi Ho

ISBN 10: 1402061943 / ISBN 13: 9781402061943

Verlag: SPRINGER NATURE Aug 2007, 2007

Beschreibung

This item is printed on demand - it takes 3-4 days longer - Neuware -This book presents a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. These routing technologies will ensure faster time-to-market and time-to-profitability. The book includes a detailed description on the modern VLSI routing problems, and multilevel optimization on routing design to solve the chip complexity problem. 102 pp. Englisch.

Bestandsnummer des Verkäufers 9781402061943

Bibliografische Details

• Titel: Full-Chip Nanometer Routing Techniques
• Verlag: SPRINGER NATURE Aug 2007
• Erscheinungsjahr: 2007
• Sprache: Englisch
• ISBN-10: 1402061943
• ISBN-13: 9781402061943
• Einband: Buch
• Zustand: Neu
• Abmessungen: 243B x 165 H x 22 T Millimeter Breite: 243 mm, Höhe: 165 mm, Tiefe: 22 mm
• Gewicht: 326 Gramm

Über diesen Titel

Inhaltsangabe

This book presents a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. These routing technologies will ensure faster time-to-market and time-to-profitability. The book includes a detailed description on the modern VLSI routing problems, and multilevel optimization on routing design to solve the chip complexity problem.

Von der hinteren Coverseite

As Moore's Law continues unencumbered into the nanometer era, chips are reaching 1000 M gates in size, process geometries have shrunk to 90 nm and below, and engineers have to face compounded design complexity with every new design. These nanometer-scale designs require a new generation of physics-aware and manufacturing-aware routing. At 90 nm and below, there are so many signal-integrity issues that design teams cannot manually correct them all. At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.

In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.