Details RISC design principles as well as explains the differences between this and other designs.
Helps readers acquire hands-on assembly language programming experience

Von der hinteren Coverseite

Recently, there has been a trend toward processor design based on the RISC (Reduced Instruction Set Computer) model: Example RISC processors are the MIPS, SPARC, PowerPC, ARM, and even Intel's 64-bit processor Itanium.

This guidebook provides an accessible and all-encompassing compendium on RISC processors, introducing five RISC processors: MIPS, SPARC, PowerPC, ARM, and Itanium. Initial chapters explain the differences between the CISC and RISC designs and clearly discuss the core RISC design principles. The text then integrates instruction on MIPS assembly language programming, thereby enabling readers to concretely grasp concepts and principles introduced earlier. Readers need only have a basic knowledge of any structured, high-level language to obtain the full benefits here.

Features:

*Includes MIPS simulator (SPIM) download instructions, so that readers can get hands-on assembly language programming experience

*Presents material in a manner suitable for flexible self-study

- Assembly language programs permit reader executables using the SPIM simulator

- Integrates core concepts to processor designs and their implementations

- Supplies extensive and complete programming examples and figures

- Contains chapter-by-chapter overviews and summaries

* Provides source code for the MIPS language at the book's website

Guide to RISC Processors provides a uniquely comprehensive introduction and guide to RISC-related concepts, principles, design philosophy, and actual programming, as well as the all the popular modern RISC processors and their assembly language. Professionals, programmers, and students seeking an authoritative and practical overview of RISC processors and assembly language programming will find the guide an essential resource.

Sivarama P. Dandamudi is a professor of computer science at Carleton University inOttawa, Ontario, Canada, as well as associate editor responsible for computer architecture at the International Journal of Computers and Their Applications. He has more than two decades of experience teaching about computer systems and organization.

Key Topics

* Processor design issues

* Evolution of CISC and RISC processors

* MIPS, SPARC, PowerPC, Itanium, and ARM architectures

* MIPS assembly language

* SPIM simulator and debugger

* Conditional execution

* Floating-point and logical and shift operations

* Number systems

Computer Architecture/Programming

Beginning/Intermediate Level

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.

Anbieterinformationen

We sell Brand New University Textbooks to students at very affordable prices. All orders are shipped by Trackable methods only and the tracking number is available within 48 hours of placing the order. We also offer free shipping to USA, Canada and Europe and lowest shipping charges in other countries. We have multiple warehouses to save on the transit time.

Zur Homepage des Verk�ufers

Unternehmensdaten des Verk�ufers

SMASS Group LLC
1944 Loma Linda Dr, Irving, TX, 75063, U.S.A.

Gesch�ftsbedingungen und Versandinformationen

Verkaufsbedingungen

We sell Brand New Textbooks requied for studies in the Univesity. We have been in this business for the past 14 years and we know how to keep our customers happy and satisfies by providing them the required course material and the most affordable prices.

Versandbedingungen

We ship all orders from our Multiple warehouses by Tracakble method only. We have tie up with Fedex, DHL, UPS and USPS for our logistics requirements. All tracking numbers are available within 48 hours of processing the order.