High-Level Power Analysis and Optimization von Anand Raghunathan Sujit Dey Niraj K. Jha: New (1997)

Beschreibung

pp. 200.

Bestandsnummer des Verk�ufers 261795066

Verk�ufer kontaktieren

Diesen Artikel melden

Bibliografische Details

Titel: High-Level Power Analysis and Optimization
Verlag: Springer
Erscheinungsjahr: 1997
Sprache: Englisch
ISBN-10: 0792380738
ISBN-13: 9780792380733
Einband: Hardcover
Zustand: New

�ber diesen Titel

Inhaltsangabe

High-Level Power Analysis and Optimization presents a comprehensive description of power analysis and optimization techniques at the higher (architecture and behavior) levels of the design hierarchy, which are often the levels that yield the most power savings. This book describes power estimation and optimization techniques for use during high-level (behavioral synthesis), as well as for designs expressed at the register-transfer or architecture level.
High-Level Power Analysis and Optimization surveys the state-of-the-art research on the following topics: power estimation/macromodeling techniques for architecture-level designs, high-level power management techniques, and high-level synthesis optimizations for low power.
High-Level Power Analysis and Optimization will be very useful reading for students, researchers, designers, design methodology developers, and EDA tool developers who are interested in low-power VLSI design or high-level design methodologies.

Rese�a del editor

High-Level Power Analysis and Optimization presents a comprehensive description of power analysis and optimization techniques at the higher (architecture and behavior) levels of the design hierarchy, which are often the levels that yield the most power savings. This book describes power estimation and optimization techniques for use during high-level (behavioral synthesis), as well as for designs expressed at the register-transfer or architecture level.
High-Level Power Analysis and Optimization surveys the state-of-the-art research on the following topics: power estimation/macromodeling techniques for architecture-level designs, high-level power management techniques, and high-level synthesis optimizations for low power.
High-Level Power Analysis and Optimization will be very useful reading for students, researchers, designers, design methodology developers, and EDA tool developers who are interested in low-power VLSI design or high-level design methodologies.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.