High-Level Power Analysis and Optimization presents a comprehensive description of power analysis and optimization techniques at the higher (architecture and behavior) levels of the design hierarchy, which are often the levels that yield the most power savings. This book describes power estimation and optimization techniques for use during high-level (behavioral synthesis), as well as for designs expressed at the register-transfer or architecture level.
High-Level Power Analysis and Optimization surveys the state-of-the-art research on the following topics: power estimation/macromodeling techniques for architecture-level designs, high-level power management techniques, and high-level synthesis optimizations for low power.
High-Level Power Analysis and Optimization will be very useful reading for students, researchers, designers, design methodology developers, and EDA tool developers who are interested in low-power VLSI design or high-level design methodologies.

Rese�a del editor

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.

Anbieterinformationen

BooksRun helps to save money on textbooks. We are committed to providing each customer with the highest standard of customer service. Please pay close attention to the description of the book and its condition you are ordering. If you have any questions or issues, please make sure to contact us first so we could resolve them. All orders are shipped on the same or the next business day. It usually takes 1 to 5 business days to receive your item if you choose expedited shipping. All orders submitted are eligible for a return within 30 days after the delivery. Thanks for shopping with us!

Zur Homepage des Verk�ufers