THIS BOOK DESCRIBES THE OPTIMIZED IMPLEMENTATIONS OF SEVERAL ARITHMETIC DATAPATH, CONTROLPATH AND PSEUDORANDOM SEQUENCE GENERATOR CIRCUITS FOR REALIZATION OF HIGH PERFORMANCE ARITHMETIC CIRCUITS TARGETED TOWARDS A SPECIFIC FAMILY OF THE HIGH-END FIELD PROGRAMMABLE GATE ARRAYS (FPGAS). IT EXPLORES REGULAR, MODULAR, CASCADABLE AND BIT-SLICED ARCHITECTURES OF THESE CIRCUITS, BY DIRECTLY INSTANTIATING THE TARGET FPGA-SPECIFIC PRIMITIVES IN THE HDL. EVERY PROPOSED ARCHITECTURE IS JUSTIFIED WITH DETAILED MATHEMATICAL ANALYSES. SIMULTANEOUSLY, CONSTRAINED PLACEMENT OF THE CIRCUIT BUILDING BLOCKS IS PERFORMED, BY PLACING THE LOGICALLY RELATED HARDWARE PRIMITIVES IN CLOSE PROXIMITY TO ONE ANOTHER BY SUPPLYING RELEVANT PLACEMENT CONSTRAINTS IN THE XILINX PROPRIETARY “USER CONSTRAINTS FILE”. THE BOOK COVERS THE IMPLEMENTATION OF A GUI-BASED CAD TOOL NAMED FLEXICORE INTEGRATED WITH THE XILINX INTEGRATED SOFTWARE ENVIRONMENT (ISE) FOR DESIGN AUTOMATION OF PLATFORM-SPECIFIC HIGH-PERFORMANCE ARITHMETIC CIRCUITS FROM USER-LEVEL SPECIFICATIONS. THIS TOOL HAS BEEN USED TO IMPLEMENT THE PROPOSED CIRCUITS, AS WELL AS HARDWARE IMPLEMENTATIONS OF INTEGER ARITHMETIC ALGORITHMS WHERE SEVERAL OF THE PROPOSED CIRCUITS ARE USED AS BUILDING BLOCKS. IMPLEMENTATION RESULTS DEMONSTRATE HIGHER PERFORMANCE AND SUPERIOR OPERAND-WIDTH SCALABILITY FOR THE PROPOSED CIRCUITS, WITH RESPECT TO IMPLEMENTATIONS DERIVED THROUGH OTHER EXISTING APPROACHES. THIS BOOK WILL PROVE USEFUL TO RESEARCHERS, STUDENTS AND PROFESSIONALS ENGAGED IN THE DOMAIN OF FPGA CIRCUIT OPTIMIZATION AND IMPLEMENTATION.

Rese�a del editor:

This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable and bit-sliced architectures of these circuits, by directly instantiating the target FPGA-specific primitives in the HDL. Every proposed architecture is justified with detailed mathematical analyses. Simultaneously, constrained placement of the circuit building blocks is performed, by placing the logically related hardware primitives in close proximity to one another by supplying relevant placement constraints in the Xilinx proprietary “User Constraints File”. The book covers the implementation of a GUI-based CAD tool named FlexiCore integrated with the Xilinx Integrated Software Environment (ISE) for design automation of platform-specific high-performance arithmetic circuits from user-level specifications. This tool has been used to implement the proposed circuits, as well as hardware implementations of integer arithmetic algorithms where several of the proposed circuits are used as building blocks. Implementation results demonstrate higher performance and superior operand-width scalability for the proposed circuits, with respect to implementations derived through other existing approaches. This book will prove useful to researchers, students and professionals engaged in the domain of FPGA circuit optimization and implementation.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.

Anbieterinformationen

We have 20 years experience selling books worldwide! Friendly customer support. Your satisfaction guaranteed!

Zur Homepage des Verk�ufers