Low-Power Deep Sub-Micron Cmos Logic (The Springer International Series in Engineering and Computer Science) von P. Meer: New Paperback (2005)

Beschreibung

Bestandsnummer des Verk�ufers 6666-IUK-9781475710571

Verk�ufer kontaktieren

Diesen Artikel melden

Bibliografische Details

Titel

Low-Power Deep Sub-Micron Cmos Logic (The Springer International Series in Engineering and Computer Science)

Verlag

Springer 2005-08-04

Erscheinungsjahr

2005

Sprache

Englisch

ISBN-10

1475710577

ISBN-13

9781475710571

Einband

Paperback

Zustand

New

Verk�uferkataloge

�ber diesen Titel

Inhaltsangabe

1. 1 Power-dissipation trends in CMOS circuits Shrinking device geometry, growing chip area and increased data-processing speed performance are technological trends in the integrated circuit industry to enlarge chip functionality. Already in 1965 Gordon Moore predicted that the total number of devices on a chip would double every year until the 1970s and every 24 months in the 1980s. This prediction is widely known as "Moore's Law" and eventually culminated in the Semiconductor Industry Association (SIA) technology road map [1]. The SIA road map has been a guide for the in� dustry leading them to continued wafer and die size growth, increased transistor density and operating frequencies, and defect density reduction. To mention a few numbers; the die size increased 7% per year, the smallest feature sizes decreased 30% and the operating frequencies doubled every two years. As a consequence of these trends both the number of transistors and the power dissi� pation per unit area increase. In the near future the maximum power dissipation per unit area will be reached. Down-scaling of the supply voltage is not only the most effective way to reduce power dissipation in general it also is a necessary precondition to ensure device reliability by reducing electrical fields and device temperature, to prevent device degradation. A draw-back of this solution is an increased signal propa� gation delay, which results in a lower data-processing speed performance.

Rese�a del editor

1. 1 Power-dissipation trends in CMOS circuits Shrinking device geometry, growing chip area and increased data-processing speed performance are technological trends in the integrated circuit industry to enlarge chip functionality. Already in 1965 Gordon Moore predicted that the total number of devices on a chip would double every year until the 1970s and every 24 months in the 1980s. This prediction is widely known as "Moore's Law" and eventually culminated in the Semiconductor Industry Association (SIA) technology road map [1]. The SIA road map has been a guide for the in� dustry leading them to continued wafer and die size growth, increased transistor density and operating frequencies, and defect density reduction. To mention a few numbers; the die size increased 7% per year, the smallest feature sizes decreased 30% and the operating frequencies doubled every two years. As a consequence of these trends both the number of transistors and the power dissi� pation per unit area increase. In the near future the maximum power dissipation per unit area will be reached. Down-scaling of the supply voltage is not only the most effective way to reduce power dissipation in general it also is a necessary precondition to ensure device reliability by reducing electrical fields and device temperature, to prevent device degradation. A draw-back of this solution is an increased signal propa� gation delay, which results in a lower data-processing speed performance.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.