Morphological Image Processing: Architecture and VLSI design PB 1992

Jonker, P.P.

ISBN 10: 9020127667 / ISBN 13: 9789020127669

Verlag: Springer, 1992

Beschreibung

Pages are crisp and clean, no marking. Cover is verygood. Binding is tight/good.

Bestandsnummer des Verkäufers p-pa10

Bibliografische Details

• Titel: Morphological Image Processing: Architecture and VLSI design PB 1992
• Verlag: Springer
• Erscheinungsjahr: 1992
• Sprache: Englisch
• ISBN-10: 9020127667
• ISBN-13: 9789020127669
• Einband: paperback
• Zustand: Very Good

Über diesen Titel

Inhaltsangabe

This book describes image processing research based on the morphology of the objects in an image and a Vlsi design of a Cellular Logic Processing Element for a real-time processor pipeline.
The field of image processing has spawned a number of special parallel computer architectures: the Square (Simd), Processor Array, the Pyramid, the Linear Processor Array (or scan line array) and the Processor Pipeline. This book features a classification of low-level image processing operations, reviews some intermediate level algorithms, and gives a short introduction into computer architecture used for image and digital signal processing. Morphology-based processing images is introduced by treating cellular logic operations such as skeletonization as hit-or-miss transformations. This approach can be extended to images of higher dimensions than two and a method is described to construct hit-or-miss masks for the skeletonization of these images.
In the second part of the book a study is performed on the speed bottlenecks that can be found in the main architectural groups followed by the description of a method for the structured design of integrated, digital hardware.
The Vlsi design of a Cmos Processing Element for the real-time processing of binary images and the board level design of a scalable processor pipeline for a real-time low-level processing of grey value images is described in detail.
Finally, a computer architecture for low and intermediate processing of two and three dimensional images if proposed.

Reseña del editor

Summary Based on the experiences of past designs and the outcome of recent studies in the comparisons of low-level image processing architectures, a pipelined system for real­ time low-image processing has been designed and realized in CMOS technology. To minimize design pitfalls, a study was performed to the details of the design solutions that have been found in embodimentsof the three main architectural groups of image processing; the Square Processor Arrays, the Linear Processor Arrays and the Pipelines. This is reflected in a theoretical model. As the design is based on bitplane-wise processing of images, research was performed on the principles ofCellularLogic Processing of two dimensional images. of binary A methodology has been developed that is based on the transformation images using sets of Hit-or-Miss masks. This method appeared to be extendable to higher dimensional images. A theoretical model for the generation of break-point conditions in high dimensional images has been developed, and applied up to dimension three.