Optimal VLSI Architectural Synthesis von Mohamed I. Elmasry Catherine H. Gebotys: New (2012)

Beschreibung

pp. 308.

Bestandsnummer des Verk�ufers 2697852185

Verk�ufer kontaktieren

Diesen Artikel melden

Bibliografische Details

Titel: Optimal VLSI Architectural Synthesis
Verlag: Springer
Erscheinungsjahr: 2012
Sprache: Englisch
ISBN-10: 1461367972
ISBN-13: 9781461367970
Einband: Softcover
Zustand: New

�ber diesen Titel

Inhaltsangabe

Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there� fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo� rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn� thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.

Rese�a del editor

Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there� fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo� rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn� thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.