Reasoning in Boolean Networks: Logic Synthesis and Verification Using Testing Techniques (Frontiers in Electronic Testing, 9) von Kunz, Wolfgang, Stoffel, Dominik: Like New Paperback (2010)

Beschreibung

Like New.

Bestandsnummer des Verk�ufers D8F0-0-M-1441951768-6

Verk�ufer kontaktieren

Diesen Artikel melden

Bibliografische Details

Titel: Reasoning in Boolean Networks: Logic Synthesis and Verification Using Testing Techniques (Frontiers in Electronic Testing, 9)
Verlag: Springer
Erscheinungsjahr: 2010
Sprache: Englisch
ISBN-10: 1441951768
ISBN-13: 9781441951762
Einband: Paperback
Zustand: Like New
Buchtyp: book

�ber diesen Titel

Inhaltsangabe

Reasoning in Boolean Networks provides a detailed treatment of recent research advances in algorithmic techniques for logic synthesis, test generation and formal verification of digital circuits. The book presents the central idea of approaching design automation problems for logic-level circuits by specific Boolean reasoning techniques.
While Boolean reasoning techniques have been a central element of two-level circuit theory for many decades Reasoning in Boolean Networks describes a basic reasoning methodology for multi-level circuits. This leads to a unified view on two-level and multi-level logic synthesis. The presented reasoning techniques are applied to various CAD-problems to demonstrate their usefulness for today's industrially relevant problems.
Reasoning in Boolean Networks provides lucid descriptions of basic algorithmic concepts in automatic test pattern generation, logic synthesis and verification and elaborates their intimate relationship to provide further intuition and insight into the subject. Numerous examples are provide for ease in understanding the material.
Reasoning in Boolean Networks is intended for researchers in logic synthesis, VLSI testing and formal verification as well as for integrated circuit designers who want to enhance their understanding of basic CAD methodologies.

Rese�a del editor

Reasoning in Boolean Networks provides a detailed treatment of recent research advances in algorithmic techniques for logic synthesis, test generation and formal verification of digital circuits. The book presents the central idea of approaching design automation problems for logic-level circuits by specific Boolean reasoning techniques.
While Boolean reasoning techniques have been a central element of two-level circuit theory for many decades Reasoning in Boolean Networks describes a basic reasoning methodology for multi-level circuits. This leads to a unified view on two-level and multi-level logic synthesis. The presented reasoning techniques are applied to various CAD-problems to demonstrate their usefulness for today's industrially relevant problems.
Reasoning in Boolean Networks provides lucid descriptions of basic algorithmic concepts in automatic test pattern generation, logic synthesis and verification and elaborates their intimate relationship to provide further intuition and insight into the subject. Numerous examples are provide for ease in understanding the material.
Reasoning in Boolean Networks is intended for researchers in logic synthesis, VLSI testing and formal verification as well as for integrated circuit designers who want to enhance their understanding of basic CAD methodologies.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.