This self-contained tutorial comprehensively discusses the analysis and synthesis of both synchronous and asynchronous sequential machines. These machines are implemented using Verilog Hardware Description Language (HDL), in accordance with the Institute of Electrical and Electronics Engineers (IEEE) Standard: 1364-1995. The book first introduces Verilog HDL and then uses it to design synchronous sequential machines and alternative synchronous sequential machines. Next, the text describes the synthesis of asynchronous sequential machines using Verilog HDL, and provides synthesis examples of pulse-mode asynchronous sequential machines using Verilog HDL.

�ber die Autorin bzw. den Autor

Joseph Cavanagh is an adjunct professor in the Computer Engineering Department at Santa Clara University, California, USA. He is the author of several textbooks, including Computer Arithmetic and Verilog HDL Fundamentals (2009), Digital Design and Verilog HDL Fundamentals (2008), Verilog HDL: Digital Design and Modeling (2007), and Sequential Logic: Analysis and Synthesis (2006), as well as a novel, The Computer Conspiracy.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.

Anbieterinformationen

Zur Homepage des Verk�ufers

Unternehmensdaten des Verk�ufers

WRAP Ltd
Unit 4, 119 Loverock Rd, Reading, RG30 1DZ, United Kingdom

Gesch�ftsbedingungen und Versandinformationen

Verkaufsbedingungen

TBA

Versandbedingungen

Shipping costs are based on books weighing 2.2 LB, or 1 KG. If your book order is heavy or oversized, we may contact you to let you know extra shipping is required.