This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.

Anbieterinformationen

The Saint Bookstore has a range of over 1 million titles available.

Zur Homepage des Verk�ufers

Unternehmensdaten des Verk�ufers

SB ONLINE LTD
50 Devonshire Road, Southport, PR9 7BZ, United Kingdom

Gesch�ftsbedingungen:

Please order through the Abebooks checkout. We only take orders through Abebooks - We don't take direct orders by email or phone.

Refunds or Returns: A full refund of the purchase price will be given if returned within 30 days in undamaged condition.

As a seller on abebooks we adhere to the terms explained at http://www.abebooks.co.uk/docs/HelpCentral/buyerIndex.shtml - if you require further assistance please email us at orders@thesaintbookstore.co.uk

Versandinformationen:

Most orders usually ship within 1-3 business days, but some can take up to 7 days.

Zahlungsarten
akzeptiert von diesem Verk�ufer

Zu Kaufgesuchen hinzuf�gen

Verwandte Artikel zu Source-Synchronous Networks-On-Chip: Circuit and Architectur...

Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling

Ayan Mandal

Neu - Hardcover

Unternehmensdaten des Verk�ufers