System on Chip Interfaces for Low Power Design

Sanjeeb Mishra

ISBN 10: 0128016302 / ISBN 13: 9780128016305

Verlag: MORGAN KAUFMANN PUBL INC Dez 2015, 2015

Beschreibung

Neuware - System on Chip Interfaces for Low Power Design provides a top-down understanding of interfaces available to SoC developers, not only the underlying protocols and architecture of each, but also how they interact and the tradeoffs involved. The book offers a common context to help understand the variety of available interfaces and make sense of technology from different vendors aligned with multiple standards. With particular emphasis on power as a factor, the authors explain how each interface performs in various usage scenarios and discuss their advantages and disadvantages. Readers learn to make educated decisions on what interfaces to use when designing systems and gain insight for innovating new/custom interfaces for a subsystem and their potential impact. 406 pp. Englisch.

Bestandsnummer des Verkäufers 9780128016305

Bibliografische Details

• Titel: System on Chip Interfaces for Low Power Design
• Verlag: MORGAN KAUFMANN PUBL INC Dez 2015
• Erscheinungsjahr: 2015
• Sprache: Englisch
• ISBN-10: 0128016302
• ISBN-13: 9780128016305
• Einband: Taschenbuch
• Zustand: Neu

Über diesen Titel

Inhaltsangabe

System on Chip Interfaces for Low Power Design provides a top-down understanding of interfaces available to SoC developers, not only the underlying protocols and architecture of each, but also how they interact and the tradeoffs involved. The book offers a common context to help understand the variety of available interfaces and make sense of technology from different vendors aligned with multiple standards. With particular emphasis on power as a factor, the authors explain how each interface performs in various usage scenarios and discuss their advantages and disadvantages. Readers learn to make educated decisions on what interfaces to use when designing systems and gain insight for innovating new/custom interfaces for a subsystem and their potential impact.

Über die Autorinnen und Autoren

Sanjeeb Mishra is a Validation Architect with Intel. He has 15 years of experience ranging from hardware system design to SOC validation for telecom, consumer electronics, PC and mobility products; and has specific expertise on SoC architecture for mobile devices.

Neeraj Kumar Singh is a Platform Architect for tablet platforms at Intel. Prior to this he worked on CPU, Graphics and Chipset validation tools. His areas of expertise are hardware software co-design, SoC system architecture, and system software design and development.

Vijayakrishnan Rousseau is a Technical Lead at Intel. He has 15 years of experience in GPU and SOC validation with specialization in Display interfaces like HDMI, Display Port and Emulation.