The Verilog� Hardware Description Language von Thomas, Donald E.; Moorby, Philip R.: Very Good Hardcover (1995) Second Edition.

Beschreibung

2nd Edition, 1995. Previous owner's name written inside front cover. Book has very faint curling to some cover corners. Faint divot along back bottom edge. Pages 143-146 have faint crimping to top from previous paperclip. Otherwise, pages are bright white. Binding is strong and boards are sturdy. No other major wear or markings. Original floppy disk still sealed at back of book!

Bestandsnummer des Verk�ufers 1018076

Verk�ufer kontaktieren

Diesen Artikel melden

Bibliografische Details

Titel

The Verilog� Hardware Description Language

Verlag

Kluwer Academic Pub

Erscheinungsjahr

1995

Sprache

Englisch

ISBN-10

0792395239

ISBN-13

9780792395232

Einband

Hardcover

Auflage

Second Edition.

Zustand

Very Good

Verk�uferkataloge

Computer

�ber diesen Titel

Inhaltsangabe

The Verilog hardware description language is widely used in both industry and academia for the description of digital systems. The language supports the early conceptual stages of design with its behavioural level of abstraction and the later implementation stages with its structural level of abstraction. The language provides hierarchical constructs, allowing the designer to control the complexity of description. This work takes a tutorial approach to presenting the language. It starts with a tutorial introduction which presents the major features of the language by example. It then continues with a more complete discussion of the language constructs. Numerous examples are provided to allow the reader to learn by example. Finally, a formal description of the language is provided in the Appendix. Overall, the presentation balances a learn-by-example style with a definitive discussion of the language. It assumes a knowledge of introductory logic design and software programming. As such, the book is of use to practicing integrated circuit design engineers, and undergraduate and graduate electrical or computer engineering students. The tutorial introduction provides enough information for students in an introductory logic design course to make simple use of logic simulation as part of their laboratory experience. The rest of the book could then be used in upper level logic design and architecture courses. Included in the book is a disk that contains a DOS version of the VeriWell Verilog simulator as well as examples from the book. The examples can be simulated, modified and re-simulated. The simulator can also be used to solve the exercises.

Rese�a del editor

The Verilog hardware description language is widely used in both industry and academia for the description of digital systems. The language supports the early conceptual stages of design with its behavioural level of abstraction and the later implementation stages with its structural level of abstraction. The language provides hierarchical constructs, allowing the designer to control the complexity of description. This work takes a tutorial approach to presenting the language. It starts with a tutorial introduction which presents the major features of the language by example. It then continues with a more complete discussion of the language constructs. Numerous examples are provided to allow the reader to learn by example. Finally, a formal description of the language is provided in the Appendix. Overall, the presentation balances a learn-by-example style with a definitive discussion of the language. It assumes a knowledge of introductory logic design and software programming. As such, the book is of use to practicing integrated circuit design engineers, and undergraduate and graduate electrical or computer engineering students. The tutorial introduction provides enough information for students in an introductory logic design course to make simple use of logic simulation as part of their laboratory experience. The rest of the book could then be used in upper level logic design and architecture courses. Included in the book is a disk that contains a DOS version of the VeriWell Verilog simulator as well as examples from the book. The examples can be simulated, modified and re-simulated. The simulator can also be used to solve the exercises.

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.