Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 117,07
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Zustand: New.
Zustand: New. 1st ed. 2016 edition NO-PA16APR2015-KAP.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 156,03
Anzahl: 2 verfügbar
In den WarenkorbHardcover. Zustand: Brand New. 9.25x6.25x0.75 inches. In Stock.
Sprache: Englisch
Verlag: Springer International Publishing, 2016
ISBN 10: 3319320939 ISBN 13: 9783319320939
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 178,84
Anzahl: 1 verfügbar
In den WarenkorbHardcover. Zustand: Like New. Like New. book.
Zustand: As New. Unread book in perfect condition.
Anbieter: Brook Bookstore On Demand, Napoli, NA, Italien
EUR 86,24
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: new. Questo è un articolo print on demand.
Sprache: Englisch
Verlag: Springer International Publishing Apr 2016, 2016
ISBN 10: 3319320939 ISBN 13: 9783319320939
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Buch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template. 232 pp. Englisch.
Sprache: Englisch
Verlag: Springer International Publishing, 2016
ISBN 10: 3319320939 ISBN 13: 9783319320939
Anbieter: moluna, Greven, Deutschland
EUR 92,27
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Discusses power-constrained mixed-time-criticality systems and why they are complex to design and verify Explains the concepts of predictability and composability and how they address the design and verification challenges of mixed-time-criticali.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 153,70
Anzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Zustand: New. PRINT ON DEMAND.
Sprache: Englisch
Verlag: Springer, Springer Apr 2016, 2016
ISBN 10: 3319320939 ISBN 13: 9783319320939
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Buch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 232 pp. Englisch.