Isbn: 9786139453023 - low power fault tolerant latches and flip-flops: design and performance analysis (9 Ergebnisse)

ISBN: 
Mit der Detailsuche verfeinern

Optimieren Sie Ihre Suche

  • Bücher (9)

bis

Benutzerdefinierte Preisspanne (EUR)

bis

  • Sprache: Englisch

    Verlag: LAP Lambert Academic Publishing, 2019

    613945302X / 9786139453023

    • Softcover

    Anbieter: Revaluation Books, Exeter, Vereinigtes KönigreichRevaluation Books

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Neu

    EUR 110,88

    EUR 11,77 Versand 
    Versand von Vereinigtes Königreich nach USA

    Anzahl: 1 verfügbar

    Paperback. Zustand: Brand New. 8.70x5.87x0.47 inches. In Stock.

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing, 2019

    613945302X / 9786139453023

    • Softcover

    Anbieter: preigu, Osnabrück, Deutschlandpreigu

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Neu

    EUR 53,35

    EUR 70,00 Versand 
    Versand von Deutschland nach USA

    Anzahl: 5 verfügbar

    Taschenbuch. Zustand: Neu. Low Power Fault Tolerant Latches and Flip-flops | Design and performance Analysis | Sumitra Singar (u. a.) | Taschenbuch | 152 S. | Englisch | 2019 | LAP LAMBERT Academic Publishing | EAN 9786139453023 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.…

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing, 2019

    613945302X / 9786139453023

    • Softcover

    Anbieter: Buchpark, Trebbin, DeutschlandBuchpark

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Gebraucht - Sehr gut

    EUR 41,02

    EUR 105,00 Versand 
    Versand von Deutschland nach USA

    Anzahl: 1 verfügbar

    Zustand: Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher | Today, the latches and flip-flops are widely used for data storage. This book focus on review, study and design of fault tolerant circuits to reduce circuit level faults and protect a circuit from faults. In this book, eight novel low power fault tolerant latches and four glitch free flip-flops are discussed. The latch configurations are designed with the 1P-2N structure and 2P-1N structure or 1P-2N structure, 2P-1N structure and C-element structure. If any transient fault affects one of the structure, then it is corrected by the other structure. The glitch free dual edge triggered flip flops are the novel and unique designs. Till now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure but proposed novel designs are designed by using the combination of C-element circuit and 2P-1N structure or C-element circuit and 1P-2N structure. The glitch free novel DET-FFs provide the totally glitch free output and can increase the system efficiency. The potential novelty of this work is that the presented novel designs can reduce the 50% power consumption and contribute to the total system power savings. …

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing, 2019

    613945302X / 9786139453023

    • Softcover

    Anbieter: Buchpark, Trebbin, DeutschlandBuchpark

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Gebraucht

    EUR 42,25

    EUR 105,00 Versand 
    Versand von Deutschland nach USA

    Anzahl: 1 verfügbar

    Zustand: Hervorragend. Zustand: Hervorragend | Sprache: Englisch | Produktart: Bücher | Today, the latches and flip-flops are widely used for data storage. This book focus on review, study and design of fault tolerant circuits to reduce circuit level faults and protect a circuit from faults. In this book, eight novel low power fault tolerant latches and four glitch free flip-flops are discussed. The latch configurations are designed with the 1P-2N structure and 2P-1N structure or 1P-2N structure, 2P-1N structure and C-element structure. If any transient fault affects one of the structure, then it is corrected by the other structure. The glitch free dual edge triggered flip flops are the novel and unique designs. Till now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure but proposed novel designs are designed by using the combination of C-element circuit and 2P-1N structure or C-element circuit and 1P-2N structure. The glitch free novel DET-FFs provide the totally glitch free output and can increase the system efficiency. The potential novelty of this work is that the presented novel designs can reduce the 50% power consumption and contribute to the total system power savings.…

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing, 2019

    613945302X / 9786139453023

    • Softcover

    Anbieter: Mispah books, Redhill, SURRE, Vereinigtes KönigreichMispah books

    Verkäufer/-in mit 4 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Neu

    EUR 184,22

    EUR 29,42 Versand 
    Versand von Vereinigtes Königreich nach USA

    Anzahl: 1 verfügbar

    paperback. Zustand: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing Feb 2019, 2019

    613945302X / 9786139453023

    • Softcover
    • Print-on-Demand

    Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, DeutschlandBuchWeltWeit Ludwig Meier e.K.

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Neu

    EUR 61,90

    EUR 23,00 Versand 
    Versand von Deutschland nach USA

    Anzahl: 1 verfügbar

    Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Today, the latches and flip-flops are widely used for data storage. This book focus on review, study and design of fault tolerant circuits to reduce circuit level faults and protect a circuit from faults. In this book, eight novel low power fault tolerant latches and four glitch free flip-flops are discussed. The latch configurations are designed with the 1P-2N structure and 2P-1N structure or 1P-2N structure, 2P-1N structure and C-element structure. If any transient fault affects one of the structure, then it is corrected by the other structure. The glitch free dual edge triggered flip flops are the novel and unique designs. Till now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure but proposed novel designs are designed by using the combination of C-element circuit and 2P-1N structure or C-element circuit and 1P-2N structure. The glitch free novel DET-FFs provide the totally glitch free output and can increase the system efficiency. The potential novelty of this work is that the presented novel designs can reduce the 50% power consumption and contribute to the total system power savings. 152 pp. Englisch. …

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing, 2019

    613945302X / 9786139453023

    • Softcover
    • Print-on-Demand

    Anbieter: AHA-BUCH GmbH, Einbeck, DeutschlandAHA-BUCH GmbH

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Neu

    EUR 62,64

    EUR 35,00 Versand 
    Versand von Deutschland nach USA

    Anzahl: 1 verfügbar

    Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Today, the latches and flip-flops are widely used for data storage. This book focus on review, study and design of fault tolerant circuits to reduce circuit level faults and protect a circuit from faults. In this book, eight novel low power fault tolerant latches and four glitch free flip-flops are discussed. The latch configurations are designed with the 1P-2N structure and 2P-1N structure or 1P-2N structure, 2P-1N structure and C-element structure. If any transient fault affects one of the structure, then it is corrected by the other structure. The glitch free dual edge triggered flip flops are the novel and unique designs. Till now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure but proposed novel designs are designed by using the combination of C-element circuit and 2P-1N structure or C-element circuit and 1P-2N structure. The glitch free novel DET-FFs provide the totally glitch free output and can increase the system efficiency. The potential novelty of this work is that the presented novel designs can reduce the 50% power consumption and contribute to the total system power savings.…

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing, 2019

    613945302X / 9786139453023

    • Softcover
    • Print-on-Demand

    Anbieter: moluna, Greven, Deutschlandmoluna

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Neu

    EUR 50,66

    EUR 48,99 Versand 
    Versand von Deutschland nach USA

    Anzahl: Mehr als 20 verfügbar

    Kartoniert / Broschiert. Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Singar SumitraDr. Sumitra Singar has received her PhD (Engineering) from Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan, India in 2018. She has completed her M.Tech. in VLSI Design, in 2013. She has done B. …

  • Sprache: Englisch

    Verlag: LAP LAMBERT Academic Publishing Feb 2019, 2019

    613945302X / 9786139453023

    • Softcover
    • Print-on-Demand

    Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschlandbuchversandmimpf2000

    Verkäufer/-in mit 5 Sternen
    Verkäufer/-in kontaktieren

    Zustand: Neu

    EUR 61,90

    EUR 60,00 Versand 
    Versand von Deutschland nach USA

    Anzahl: 1 verfügbar

    Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Today, the latches and flip-flops are widely used for data storage. This book focus on review, study and design of fault tolerant circuits to reduce circuit level faults and protect a circuit from faults. In this book, eight novel low power fault tolerant latches and four glitch free flip-flops are discussed. The latch configurations are designed with the 1P-2N structure and 2P-1N structure or 1P-2N structure, 2P-1N structure and C-element structure. If any transient fault affects one of the structure, then it is corrected by the other structure. The glitch free dual edge triggered flip flops are the novel and unique designs. Till now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure but proposed novel designs are designed by using the combination of C-element circuit and 2P-1N structure or C-element circuit and 1P-2N structure. The glitch free novel DET-FFs provide the totally glitch free output and can increase the system efficiency. The potential novelty of this work is that the presented novel designs can reduce the 50% power consumption and contribute to the total system power savings.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 152 pp. Englisch.…