ISBN: 9786139900657 - analysis of sram cells for power reduction using low power techniques (5 Ergebnisse)

Taschenbuch. Zustand: Neu. Analysis of SRAM Cells for Power Reduction Using Low Power Techniques | V. Rukkumani (u. a.) | Taschenbuch | 152 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9786139900657 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. …

Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The design, total power, static power, dynamic power, Transient time, transient delay and static current in 8T SRAM and 10T SRAM cell are calculated and compared. The 8T SRAM has the least transistor count and least area efficient, but speed of operation is somewhat reduced. Further, increase in the transistor count in 10T SRAM cell, however, makes area and delay large in room temperature. When temperature increases from a particular value, the 10T SRAM cell performs better than the 8T SRAM cell. This justifies the use of 10T SRAM cell for low power applications with varying temperature conditions. The proposed SRAM memory design can be implemented in any digital circuit. 152 pp. Englisch.…

Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Rukkumani V.Dr.V.Rukkumani-Associate Professor,Dr.K.Srinivasan,Professor and Head,Sri Ramakrishna Engineering College,Coimbatore Dr.N.Devarajan, Dean, Sri Ramakrishna Institute of Technology,Coimbatore,Tamilnadu,IndiaThe design, .…

Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The design, total power, static power, dynamic power, Transient time, transient delay and static current in 8T SRAM and 10T SRAM cell are calculated and compared. The 8T SRAM has the least transistor count and least area efficient, but speed of operation is somewhat reduced. Further, increase in the transistor count in 10T SRAM cell, however, makes area and delay large in room temperature. When temperature increases from a particular value, the 10T SRAM cell performs better than the 8T SRAM cell. This justifies the use of 10T SRAM cell for low power applications with varying temperature conditions. The proposed SRAM memory design can be implemented in any digital circuit.…

Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The design, total power, static power, dynamic power, Transient time, transient delay and static current in 8T SRAM and 10T SRAM cell are calculated and compared. The 8T SRAM has the least transistor count and least area efficient, but speed of operation is somewhat reduced. Further, increase in the transistor count in 10T SRAM cell, however, makes area and delay large in room temperature. When temperature increases from a particular value, the 10T SRAM cell performs better than the 8T SRAM cell. This justifies the use of 10T SRAM cell for low power applications with varying temperature conditions. The proposed SRAM memory design can be implemented in any digital circuit.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 152 pp. Englisch.…