ISBN: 9786208117252 - next-generation floating-point arithmetic unit: using qca for low-power applications (11 Ergebnisse)

Zustand: New.

Zustand: New. In English.

Zustand: New.

Taschenbuch. Zustand: Neu. Next-Generation Floating-Point Arithmetic Unit | Using QCA for Low-Power Applications | A Arunkumar Gudivada (u. a.) | Taschenbuch | Englisch | 2024 | LAP LAMBERT Academic Publishing | EAN 9786208117252 | Verantwortliche Person für die EU: SIA OmniScriptum Publishing, Brivibas Gatve 197, 1039 RIGA, LETTLAND, customerservice[at]vdm-vsg[dot]de | Anbieter: preigu. …

PAP. Zustand: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.

PAP. Zustand: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.

Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware 144 pp. Englisch.

Zustand: New. Print on Demand.

Zustand: New. PRINT ON DEMAND.

Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The Next-Generation Floating-Point Arithmetic Unit Using QCA for Low-Power Applications explores the use of Quantum-dot Cellular Automata for implementing a Floating-Point Arithmetic Unit at the Nano-scale, overcoming limitations of CMOS technology. The research involves designing efficient QCA-based 1-bit and 8-bit full adders, multipliers, and a novel Tree-Based Stack-Type comparator. The proposed FPAU is tested through the implementation of a Fast Fourier Transform algorithm, demonstrating significant improvements in area, power dissipation, and delay compared to existing CMOS-based architectures. …

Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The Next-Generation Floating-Point Arithmetic Unit Using QCA for Low-Power Applications explores the use of Quantum-dot Cellular Automata for implementing a Floating-Point Arithmetic Unit at the Nano-scale, overcoming limitations of CMOS technology. The research involves designing efficient QCA-based 1-bit and 8-bit full adders, multipliers, and a novel Tree-Based Stack-Type comparator. The proposed FPAU is tested through the implementation of a Fast Fourier Transform algorithm, demonstrating significant improvements in area, power dissipation, and delay compared to existing CMOS-based architectures.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 144 pp. Englisch. …