Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 103,00
Anzahl: 1 verfügbar
In den WarenkorbPaperback. Zustand: Brand New. 176 pages. 8.66x5.91x0.40 inches. In Stock.
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. Neuware -The GPU has become an essential block for the embedded system devices. The GPU¿s main purpose is to accelerate the rendering of images, animations and videos. This process is essential for many devices such as smart phones, tablets, and gaming devices. This book introduces CUGPU, the Cairo University GPU, architecture based on Common-Lite (CL) pröle of the Open Graphics Library for Embedded System 1.1 (OpenGL ES 1.1). CUGPU provides high-performance support of the ¿xed-function 3D graphics pipeline. Moreover, CUGPU can be integrated with the Cairo University SPARC (CUSPARC) processor into a complete embedded system. Two designs of the line rasterization algorithm were implemented using VHDL code and synthesized at the TSMC 65 nm low power technology node. The first design scores a typical clock frequency of 270 MHz and an area of 0.088 mm2. The second design scores a typical clock frequency of 200 MHz and an area of 0.052 mm2.Books on Demand GmbH, Überseering 33, 22297 Hamburg 176 pp. Englisch.
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. OPENGL GPU Architecture and Implementation of Line Rasterization | Ahmed Khalil (u. a.) | Taschenbuch | 176 S. | Englisch | 2017 | Noor Publishing | EAN 9783330853911 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu.
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The GPU has become an essential block for the embedded system devices. The GPU's main purpose is to accelerate the rendering of images, animations and videos. This process is essential for many devices such as smart phones, tablets, and gaming devices. This book introduces CUGPU, the Cairo University GPU, architecture based on Common-Lite (CL) pro le of the Open Graphics Library for Embedded System 1.1 (OpenGL ES 1.1). CUGPU provides high-performance support of the xed-function 3D graphics pipeline. Moreover, CUGPU can be integrated with the Cairo University SPARC (CUSPARC) processor into a complete embedded system. Two designs of the line rasterization algorithm were implemented using VHDL code and synthesized at the TSMC 65 nm low power technology node. The first design scores a typical clock frequency of 270 MHz and an area of 0.088 mm2. The second design scores a typical clock frequency of 200 MHz and an area of 0.052 mm2. 176 pp. Englisch.
Anbieter: moluna, Greven, Deutschland
EUR 52,90
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Khalil AhmedAhmed Khalil received the B.S. and M.S. degrees from the Electronics and Communications Engineering Department, Cairo University, Egypt, in 2011 and 2015, respectively. From 2012 to 2015, he was a teaching assistant at th.
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The GPU has become an essential block for the embedded system devices. The GPU's main purpose is to accelerate the rendering of images, animations and videos. This process is essential for many devices such as smart phones, tablets, and gaming devices. This book introduces CUGPU, the Cairo University GPU, architecture based on Common-Lite (CL) pro le of the Open Graphics Library for Embedded System 1.1 (OpenGL ES 1.1). CUGPU provides high-performance support of the xed-function 3D graphics pipeline. Moreover, CUGPU can be integrated with the Cairo University SPARC (CUSPARC) processor into a complete embedded system. Two designs of the line rasterization algorithm were implemented using VHDL code and synthesized at the TSMC 65 nm low power technology node. The first design scores a typical clock frequency of 270 MHz and an area of 0.088 mm2. The second design scores a typical clock frequency of 200 MHz and an area of 0.052 mm2.