EUR 123,12
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
hardcover. Zustand: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
Zustand: New. pp. 564.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 126,21
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
EUR 140,28
Anzahl: 1 verfügbar
In den WarenkorbZustand: New. pp. 564 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
Zustand: New. pp. 564.
Verlag: Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: moluna, Greven, Deutschland
EUR 107,09
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 156,72
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
EUR 177,64
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
Verlag: Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. SVA: The Power of Assertions in SystemVerilog | Eduard Cerny (u. a.) | Taschenbuch | xix | Englisch | 2016 | Springer International Publishing | EAN 9783319331096 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 168,25
Anzahl: 1 verfügbar
In den WarenkorbHardcover. Zustand: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Verlag: Springer International Publishing, Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 185,18
Anzahl: 2 verfügbar
In den WarenkorbPaperback. Zustand: Brand New. 2nd reprint edition. 612 pages. 9.25x6.10x1.38 inches. In Stock.
Verlag: Springer International Publishing, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: moluna, Greven, Deutschland
EUR 149,85
Anzahl: Mehr als 20 verfügbar
In den WarenkorbGebunden. Zustand: New.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 191,62
Anzahl: 1 verfügbar
In den WarenkorbPaperback. Zustand: Like New. Like New. book.
Zustand: New. pp. 609.
Zustand: New. 2nd Edition NO-PA03JAN2015-KAP.
Verlag: Springer International Publishing, Springer International Publishing Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Buch. Zustand: Neu. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Verlag: Springer International Publishing, Springer Nature Switzerland, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 266,92
Anzahl: 2 verfügbar
In den WarenkorbHardcover. Zustand: Brand New. 2nd edition. 612 pages. 9.25x6.10x1.40 inches. In Stock.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 257,05
Anzahl: 1 verfügbar
In den WarenkorbHardcover. Zustand: Like New. Like New. book.
Verlag: Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Verlag: Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Verlag: Springer International Publishing, Springer Nature Switzerland Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Buch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Verlag: Springer International Publishing, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: preigu, Osnabrück, Deutschland
Buch. Zustand: Neu. SVA: The Power of Assertions in SystemVerilog | Eduard Cerny (u. a.) | Buch | xix | Englisch | 2014 | Springer International Publishing | EAN 9783319071381 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 256,65
Anzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand pp. 609.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 259,20
Anzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Zustand: New. PRINT ON DEMAND pp. 609.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Zustand: New. PRINT ON DEMAND.