Verlag: Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: moluna, Greven, Deutschland
EUR 107,09
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
Verlag: Springer International Publishing, Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
EUR 128,39
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 127,99
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
EUR 123,26
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
EUR 137,23
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
Anbieter: GreatBookPricesUK, Woodford Green, Vereinigtes Königreich
EUR 127,98
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
Verlag: Springer International Publishing, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: moluna, Greven, Deutschland
EUR 149,85
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbGebunden. Zustand: New.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 158,92
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
EUR 122,07
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
Verlag: Springer International Publishing, Springer International Publishing Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
EUR 181,89
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbBuch. Zustand: Neu. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Verlag: Springer International Publishing, Springer Nature Switzerland, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
EUR 181,89
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbBuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 183,56
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbPaperback. Zustand: Brand New. 2nd reprint edition. 612 pages. 9.25x6.10x1.38 inches. In Stock.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 170,62
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbHardcover. Zustand: Like New. Like New. book.
EUR 198,32
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
EUR 207,15
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. pp. 609.
EUR 209,84
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. 2nd Edition NO-PA03JAN2015-KAP.
Anbieter: GreatBookPricesUK, Woodford Green, Vereinigtes Königreich
EUR 203,79
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: As New. Unread book in perfect condition.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 194,32
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbPaperback. Zustand: Like New. Like New. book.
EUR 176,12
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
EUR 230,25
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: As New. Unread book in perfect condition.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 264,59
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbHardcover. Zustand: Brand New. 2nd edition. 612 pages. 9.25x6.10x1.40 inches. In Stock.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 260,67
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbHardcover. Zustand: Like New. Like New. book.
Verlag: Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
EUR 128,39
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Verlag: Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Sprache: Englisch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
EUR 128,39
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Verlag: Springer International Publishing, Springer Nature Switzerland Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Sprache: Englisch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
EUR 181,89
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbBuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 216,25
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand pp. 609.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 218,22
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
EUR 222,86
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. PRINT ON DEMAND pp. 609.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
EUR 224,86
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. PRINT ON DEMAND.