RTL Hardware Design Using VHDL

Pong P. Chu

ISBN 10: 0471720925 / ISBN 13: 9780471720928

Verlag: John Wiley and Sons Ltd, 2006

Beschreibung

This text teaches readers how to systematically design efficient, portable "moderately complex" digital circuits using the VHDL hardware description language and synthesis software. The focus is on the module-level design, which is composed of functional units, routing circuit and storage. Num Pages: 694 pages, Illustrations. BIC Classification: TJ. Category: (P) Professional & Vocational. Dimension: 257 x 185 x 39. Weight in Grams: 1330. . 2006. 1st Edition. Hardcover. . . . .

Bestandsnummer des Verkäufers V9780471720928

Bibliografische Details

• Titel: RTL Hardware Design Using VHDL
• Verlag: John Wiley and Sons Ltd
• Erscheinungsjahr: 2006
• Sprache: Englisch
• ISBN-10: 0471720925
• ISBN-13: 9780471720928
• Einband: Hardcover
• Auflage: 1. Auflage
• Zustand: New

Über diesen Titel

Inhaltsangabe

The skills and guidance needed to master RTL hardware design

This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation.

Several unique features distinguish the book:
* Coding style that shows a clear relationship between VHDL constructs and hardware components
* Conceptual diagrams that illustrate the realization of VHDL codes
* Emphasis on the code reuse
* Practical examples that demonstrate and reinforce design concepts, procedures, and techniques
* Two chapters on realizing sequential algorithms in hardware
* Two chapters on scalable and parameterized designs and coding
* One chapter covering the synchronization and interface between multiple clock domains

Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices.

With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.

Über die Autorin bzw. den Autor

PONG P. CHU, PhD, is Associate Professor in the Department of Electrical and Computer Engineering, Cleveland State University. He has received grants from both NASA and the National Science Foundation, and has taught undergraduate and graduate-level digital systems and computer architecture courses for more than a decade.