Verwandte Artikel zu Yield Simulation for Integrated Circuits: 33 (The Springer...
Yield Simulation for Integrated Circuits: 33 (The Springer International Series in Engineering and Computer Science) - Hardcover
Inhaltsangabe
In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Reseña del editor
In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
- VerlagSpringer
- Erscheinungsdatum1987
- ISBN 10 0898382440
- ISBN 13 9780898382440
- EinbandTapa dura
- SpracheEnglisch
- Anzahl der Seiten228
- Kontakt zum HerstellerNicht verfügbar
EUR 4,53
EUR 4,66 für den Versand von Vereinigtes Königreich nach Deutschland
Versandziele, Kosten & DauerNeu kaufen
Diesen Artikel anzeigen
EUR 160,49
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & DauerWeitere beliebte Ausgaben desselben Titels
Suchergebnisse für Yield Simulation for Integrated Circuits: 33 (The Springer...
Beispielbild für diese ISBN
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Anbieter: Phatpocket Limited, Waltham Abbey, HERTS, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: Good. Your purchase helps support Sri Lankan Children's Charity 'The Rainbow Centre'. Ex-library, so some stamps and wear, but in good overall condition. May contain underlining and/or highlighting. Our donations to The Rainbow Centre have helped provide an education and a safe haven to hundreds of children who live in appalling conditions. Bestandsnummer des Verkäufers Z1-C-037-01660
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Yield Simulation for Integrated Circuits
Anbieter: Better World Books, Mishawaka, IN, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: Good. 1987th Edition. Former library book; may include library markings. Used book that is in clean, average condition without any missing pages. Bestandsnummer des Verkäufers 17286753-6
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Yield Simulation for Integrated Circuits
Anbieter: ThriftBooks-Dallas, Dallas, TX, USA
Verkäuferbewertung 5 von 5 Sternen
Hardcover. Zustand: Good. No Jacket. Former library book; Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less 1.13. Bestandsnummer des Verkäufers G0898382440I3N10
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Yield Simulation for Integrated Circuits (The Kluwer International Series in Engineering and Computer Science)
Verlag:
Kluwer Academic Publishers, Lancaster, United Kingdom, 1987
ISBN 10: 0898382440
ISBN 13: 9780898382440
Gebraucht
Hardcover
Erstausgabe
Anbieter: PsychoBabel & Skoob Books, Didcot, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Hardcover. Zustand: Good. Zustand des Schutzumschlags: No Dust Jacket. First Edition. numerous figures, softening to head of spine, scrape on the bottom of spine, front and back cover, light bump to top corners of cover, FEP is torn off, text and illustrations clean and tight. Ex-Library. Bestandsnummer des Verkäufers 098038
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
1987 HC Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Anbieter: Miki Store, San Jose, CA, USA
Verkäuferbewertung 5 von 5 Sternen
hardcover. Zustand: Very Good. Pages are crisp and clean, no marking. Cover is verygood. Binding is tight/good. Bestandsnummer des Verkäufers t-pa26
Anzahl: 1 verfügbar
Foto des Verkäufers
Yield Simulation for Integrated Circuits
Print-on-DemandAnbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Buch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself. 226 pp. Englisch. Bestandsnummer des Verkäufers 9780898382440
Anzahl: 2 verfügbar
Foto des Verkäufers
Yield Simulation for Integrated Circuits
Verlag:
Springer US, Springer US Sep 1987, 1987
ISBN 10: 0898382440
ISBN 13: 9780898382440
Neu
Hardcover
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Buch. Zustand: Neu. Neuware -In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 226 pp. Englisch. Bestandsnummer des Verkäufers 9780898382440
Anzahl: 2 verfügbar
Foto des Verkäufers
Yield Simulation for Integrated Circuits
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself. Bestandsnummer des Verkäufers 9780898382440
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. In. Bestandsnummer des Verkäufers ria9780898382440_new
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Anbieter: Lucky's Textbooks, Dallas, TX, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Bestandsnummer des Verkäufers ABLIING23Mar2317530032040
Anzahl: Mehr als 20 verfügbar